欢迎访问ic37.com |
会员登录 免费注册
发布采购

74HC595DB 参数 Datasheet PDF下载

74HC595DB图片预览
型号: 74HC595DB
PDF下载: 下载PDF文件 查看货源
内容描述: 8位串行输入/串行或并行输出移位寄存器与输出锁存器;三态 [8-bit serial-in/serial or parallel-out shift register with output latches; 3-state]
分类和应用: 移位寄存器锁存器
文件页数/大小: 28 页 / 141 K
品牌: PHILIPS [ NXP SEMICONDUCTORS ]
 浏览型号74HC595DB的Datasheet PDF文件第9页浏览型号74HC595DB的Datasheet PDF文件第10页浏览型号74HC595DB的Datasheet PDF文件第11页浏览型号74HC595DB的Datasheet PDF文件第12页浏览型号74HC595DB的Datasheet PDF文件第14页浏览型号74HC595DB的Datasheet PDF文件第15页浏览型号74HC595DB的Datasheet PDF文件第16页浏览型号74HC595DB的Datasheet PDF文件第17页  
Philips Semiconductors
Product specification
8-bit serial-in, serial or parallel-out shift
register with output latches; 3-state
AC CHARACTERISTICS
Family 74HC
GND = 0 V; t
r
= t
f
= 6 ns; C
L
= 50 pF.
TEST CONDITIONS
SYMBOL
T
amb
= 25
°C
t
PHL
/t
PLH
propagation delay
SH_CP to Q7’
see Fig.7
2.0
4.5
6.0
propagation delay
ST_CP to Qn
see Fig.8
2.0
4.5
6.0
t
PHL
propagation delay
MR to Q7’
see Fig.10
2.0
4.5
6.0
t
PZH
/t
PZL
3-state output enable time
OE to Qn
see Fig.11
2.0
4.5
6.0
t
PHZ
/t
PLZ
3-state output disable time
OE to Qn
see Fig.11
2.0
4.5
6.0
t
W
shift clock pulse width
HIGH or LOW
see Fig.7
2.0
4.5
6.0
storage clock pulse width
HIGH or LOW
see Fig.8
2.0
4.5
6.0
master reset pulse width
LOW
see Fig.10
2.0
4.5
6.0
t
su
set-up time DS to SH_CP
see Fig.9
2.0
4.5
6.0
set-up time
SH_CP to ST_CP
see Fig.8
2.0
4.5
6.0
t
h
hold time DS to SH_CP
see Fig.9
2.0
4.5
6.0
75
15
13
75
15
13
75
15
13
50
10
9.0
75
15
13
+3
+3
+3
PARAMETER
WAVEFORMS
V
CC
(V)
74HC595; 74HCT595
MIN.
TYP.
MAX.
UNIT
52
19
15
55
20
16
47
17
14
47
17
14
41
15
12
17
6
5
11
4
3
17
6.0
5.0
11
4.0
3.0
22
8
7
−6
−2
−2
160
32
27
175
35
30
175
35
30
150
30
26
150
30
26
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
2003 Jun 25
13