欢迎访问ic37.com |
会员登录 免费注册
发布采购

M58LT128HSB8ZA6E 参数 Datasheet PDF下载

M58LT128HSB8ZA6E图片预览
型号: M58LT128HSB8ZA6E
PDF下载: 下载PDF文件 查看货源
内容描述: 128兆位(8 MB 】 16 ,多银行,多接口,突发) 1.8 V电源供电,安全闪存 [128 Mbit (8 Mb 】16, multiple bank, multilevel interface, burst) 1.8 V supply, secure Flash memories]
分类和应用: 闪存存储内存集成电路
文件页数/大小: 110 页 / 2025 K
品牌: NUMONYX [ NUMONYX B.V ]
 浏览型号M58LT128HSB8ZA6E的Datasheet PDF文件第34页浏览型号M58LT128HSB8ZA6E的Datasheet PDF文件第35页浏览型号M58LT128HSB8ZA6E的Datasheet PDF文件第36页浏览型号M58LT128HSB8ZA6E的Datasheet PDF文件第37页浏览型号M58LT128HSB8ZA6E的Datasheet PDF文件第39页浏览型号M58LT128HSB8ZA6E的Datasheet PDF文件第40页浏览型号M58LT128HSB8ZA6E的Datasheet PDF文件第41页浏览型号M58LT128HSB8ZA6E的Datasheet PDF文件第42页  
Configuration Register  
M58LT128HST, M58LT128HSB  
6.3  
Wait Polarity bit (CR10)  
The Wait Polarity bit is used to set the polarity of the Wait signal used in Synchronous Burst  
Read mode. During Synchronous Burst Read mode the Wait signal indicates whether the  
data output is valid or a WAIT state must be inserted.  
When the Wait Polarity bit is set to ‘0’ the Wait signal is active Low. When the Wait Polarity  
bit is set to ‘1’ the Wait signal is active High.  
6.4  
Data Output Configuration bit (CR9)  
The Data Output Configuration bit is used to configure the output to remain valid for either  
one or two clock cycles during Synchronous mode.  
When the Data Output Configuration bit is ’0’ the output data is valid for one clock cycle;  
when the Data Output Configuration bit is ’1’ the output data is valid for two clock cycles.  
The Data Output Configuration bit must be configured using the following condition:  
t > t  
+ t  
K
KQV QVK_CPU  
where:  
t is the clock period  
K
t
t
is the data setup time required by the system CPU  
QVK_CPU  
is the clock to data valid time.  
KQV  
If this condition is not satisfied, the Data Output Configuration bit should be set to ‘1’ (two  
clock cycles). Refer to Figure 5: X-latency and data output configuration example.  
6.5  
6.6  
Wait Configuration bit (CR8)  
The Wait Configuration bit is used to control the timing of the Wait output pin, WAIT, in  
Synchronous Burst Read mode.  
When WAIT is asserted, Data is Not Valid and when WAIT is de-asserted, Data is Valid.  
When the Wait Configuration bit is Low (set to ’0’), the Wait output pin is asserted during the  
WAIT state. When the Wait Configuration bit is High (set to ’1’), the Wait output pin is  
asserted one data cycle before the WAIT state.  
Burst Type bit (CR7)  
The Burst Type bit determines the sequence of addresses read during Synchronous Burst  
Reads.  
The Burst Type bit is High (set to ’1’) because the memory only outputs from sequential  
addresses.  
See Table 12: Burst type definition for the sequence of addresses output from a given  
starting address in Sequential mode.  
38/110  
 复制成功!