欢迎访问ic37.com |
会员登录 免费注册
发布采购

XPC860PCZP50D3 参数 Datasheet PDF下载

XPC860PCZP50D3图片预览
型号: XPC860PCZP50D3
PDF下载: 下载PDF文件 查看货源
内容描述: 系列硬件规格 [Family Hardware Specifications]
分类和应用:
文件页数/大小: 76 页 / 805 K
品牌: MOTOROLA [ MOTOROLA ]
 浏览型号XPC860PCZP50D3的Datasheet PDF文件第39页浏览型号XPC860PCZP50D3的Datasheet PDF文件第40页浏览型号XPC860PCZP50D3的Datasheet PDF文件第41页浏览型号XPC860PCZP50D3的Datasheet PDF文件第42页浏览型号XPC860PCZP50D3的Datasheet PDF文件第44页浏览型号XPC860PCZP50D3的Datasheet PDF文件第45页浏览型号XPC860PCZP50D3的Datasheet PDF文件第46页浏览型号XPC860PCZP50D3的Datasheet PDF文件第47页  
CPM Electrical Characteristics  
TCK  
J92  
J93  
J94  
Output  
Signals  
Output  
Signals  
J95  
J96  
Output  
Signals  
Figure 10-37. Boundary Scan (JTAG) Timing Diagram  
Part XI CPM Electrical Characteristics  
This section provides the AC and DC electrical specifications for the communications  
processor module (CPM) of the MPC860.  
11.1 PIP/PIO AC Electrical Specifications  
Table 11-13 provides the PIP/PIO AC timings as shown in Figure 11-38 through  
Figure 11-42.  
Table 11-13. PIP/PIO Timing  
All Frequencies  
Num  
Characteristic  
Unit  
Min  
Max  
21  
22  
23  
24  
25  
26  
27  
28  
29  
30  
31  
Data-in setup time to STBI low  
0
2.5 – t3  
1.5  
2
ns  
CLK  
CLK  
ns  
1
Data-In hold time to STBI high  
STBI pulse width  
STBO pulse width  
1 CLK – 5 ns  
Data-out setup time to STBO low  
Data-out hold time from STBO high  
STBI low to STBO low (Rx interlock)  
STBI low to STBO high (Tx interlock)  
Data-in setup time to clock high  
Data-in hold time from clock high  
Clock low to data-out valid (CPU writes data, control, or direction)  
2
5
CLK  
CLK  
CLK  
CLK  
ns  
2
25  
15  
7.5  
ns  
ns  
1
t3 = Specification 23.  
MOTOROLA  
MPC860 Family Hardware Specifications  
43  
 复制成功!