Freescale Semiconductor, Inc.
Development Support
Background Debug Mode
during host-to-target transmissions to speed up rising edges. Since the
target does not drive the BKGD pin during this period, there is no need
to treat the line as an open-drain signal during host-to-target
transmissions.
B CLOCK
(TARGET MCU)
HOST
TRANSMIT 1
HOST
TRANSMIT 0
PERCEIVED
START
OF BIT TIME
TARGET SENSES BIT
EARLIEST
START OF
NEXT BIT
10 CYCLES
SYNCHRONIZATION
UNCERTAINTY
Figure 19-1. BDM Host to Target Serial Bit Timing
B CLOCK
(TARGET
MCU)
HOST
DRIVE TO
BKGD PIN
HIGH-IMPEDANCE
TARGET MCU
SPEEDUP PULSE
HIGH-IMPEDANCE
HIGH-IMPEDANCE
PERCEIVED
START OF BIT
TIME
R-C RISE
BKGD PIN
10 CYCLES
10 CYCLES
EARLIEST
START OF
NEXT BIT
HOST SAMPLES
BKGD PIN
Figure 19-2. BDM Target to Host Serial Bit Timing (Logic 1)
68HC(9)12D60 — Rev 4.0
MOTOROLA
Advance Information
341
Development Support
For More Information On This Product,
Go to: www.freescale.com
MOTOROLA [ MOTOROLA ]
