欢迎访问ic37.com |
会员登录 免费注册
发布采购

XC68HC912D60FU8 参数 Datasheet PDF下载

XC68HC912D60FU8图片预览
型号: XC68HC912D60FU8
PDF下载: 下载PDF文件 查看货源
内容描述: 超前信息 - 冯4.0 [Advance Information - Rev 4.0]
分类和应用: 微控制器和处理器外围集成电路时钟
文件页数/大小: 432 页 / 2948 K
品牌: MOTOROLA [ MOTOROLA ]
 浏览型号XC68HC912D60FU8的Datasheet PDF文件第339页浏览型号XC68HC912D60FU8的Datasheet PDF文件第340页浏览型号XC68HC912D60FU8的Datasheet PDF文件第341页浏览型号XC68HC912D60FU8的Datasheet PDF文件第342页浏览型号XC68HC912D60FU8的Datasheet PDF文件第344页浏览型号XC68HC912D60FU8的Datasheet PDF文件第345页浏览型号XC68HC912D60FU8的Datasheet PDF文件第346页浏览型号XC68HC912D60FU8的Datasheet PDF文件第347页  
Freescale Semiconductor, Inc.  
Development Support  
Background Debug Mode  
19.4.3 BDM Commands  
The BDM command set consists of two types: hardware and firmware.  
Hardware commands allow target system memory to be read or written.  
Target system memory includes all memory that is accessible by the  
CPU12 including EEPROM, on-chip I/O and control registers, and  
external memory that is connected to the target HC12 MCU. Hardware  
commands are implemented in hardware logic and do not require the  
HC12 MCU to be in BDM mode for execution. The control logic watches  
the CPU12 buses to find a free bus cycle to execute the command so the  
background access does not disturb the running application programs.  
If a free cycle is not found within 128 B-clock cycles, the CPU12 is  
momentarily frozen so the control logic can steal a cycle. Commands  
implemented in BDM control logic are listed in Table 19-2.  
68HC(9)12D60 — Rev 4.0  
MOTOROLA  
Advance Information  
Development Support  
343  
For More Information On This Product,  
Go to: www.freescale.com  
 复制成功!