欢迎访问ic37.com |
会员登录 免费注册
发布采购

MC68331CPV16 参数 Datasheet PDF下载

MC68331CPV16图片预览
型号: MC68331CPV16
PDF下载: 下载PDF文件 查看货源
内容描述: 用户手册 [User’s Manual]
分类和应用: 微控制器和处理器外围集成电路时钟
文件页数/大小: 254 页 / 1319 K
品牌: MOTOROLA [ MOTOROLA ]
 浏览型号MC68331CPV16的Datasheet PDF文件第110页浏览型号MC68331CPV16的Datasheet PDF文件第111页浏览型号MC68331CPV16的Datasheet PDF文件第112页浏览型号MC68331CPV16的Datasheet PDF文件第113页浏览型号MC68331CPV16的Datasheet PDF文件第115页浏览型号MC68331CPV16的Datasheet PDF文件第116页浏览型号MC68331CPV16的Datasheet PDF文件第117页浏览型号MC68331CPV16的Datasheet PDF文件第118页  
Table 5-1 Instruction Set Summary (Continued)  
Instruction  
Syntax  
Operand Size  
Operation  
TRAPcc  
none  
#<data>  
none  
16, 32  
If cc true, then TRAP exception  
TRAPV  
TST  
none  
<ea>  
An  
none  
8, 16, 32  
32  
If V set, then overflow TRAP exception  
Source – 0, to set condition codes  
UNLK  
An  
SP; (SP)  
An, SP + 4  
SP  
NOTE:  
1. Privileged instruction  
5.8.1 M68000 Family Compatibility  
It is the philosophy of the M68000 family that all user-mode programs can execute un-  
changed on a more advanced processor, and supervisor-mode programs and excep-  
tion handlers should require only minimal alteration.  
The CPU32 can be thought of as an intermediate member of the M68000 Family. Ob-  
ject code from an MC68000 or MC68010 may be executed on the CPU32, and many  
of the instruction and addressing mode extensions of the MC68020 are also support-  
ed. Refer to the CPU32 reference manual for a detailed comparison of the CPU32 and  
MC68020 instruction set.  
5
5.8.2 Special Control Instructions  
Low power stop (LPSTOP) and table lookup and interpolate (TBL) instructions have  
been added to the MC68000 instruction set for use in controller applications.  
5.8.2.1 Low Power Stop (LPSTOP)  
In applications where power consumption is a consideration, the CPU32 forces the de-  
vice into a low power standby mode when immediate processing is not required. The  
low power stop mode is entered by executing the LPSTOP instruction. The processor  
remains in this mode until a user-specified (or higher) interrupt level or reset occurs.  
5.8.2.2 Table Lookup and Interpolate (TBL)  
To maximize throughput for real-time applications, reference data is often precalculat-  
ed and stored in memory for quick access. Storage of many data points can require  
an inordinate amount of memory. The table instruction requires that only a sample of  
data points be stored, reducing memory requirements. The TBL instruction recovers  
intermediate values using linear interpolation. Results can be rounded with a round-  
to-nearest algorithm.  
5.9 Exception Processing  
Exception processing is a special condition that preempts normal processing. Excep-  
tion processing is the transition from normal mode program execution to execution of  
a routine that deals with an exception.  
MOTOROLA  
5-14  
CENTRAL PROCESSING UNIT  
MC68331  
USER’S MANUAL  
 复制成功!