欢迎访问ic37.com |
会员登录 免费注册
发布采购

MC145151DW2 参数 Datasheet PDF下载

MC145151DW2图片预览
型号: MC145151DW2
PDF下载: 下载PDF文件 查看货源
内容描述: 并行输入锁相环频率合成器 [Parallel-Input PLL Frequency Synthesizer]
分类和应用: 信号电路锁相环或频率合成电路光电二极管
文件页数/大小: 36 页 / 718 K
品牌: MOTOROLA [ MOTOROLA ]
 浏览型号MC145151DW2的Datasheet PDF文件第5页浏览型号MC145151DW2的Datasheet PDF文件第6页浏览型号MC145151DW2的Datasheet PDF文件第7页浏览型号MC145151DW2的Datasheet PDF文件第8页浏览型号MC145151DW2的Datasheet PDF文件第10页浏览型号MC145151DW2的Datasheet PDF文件第11页浏览型号MC145151DW2的Datasheet PDF文件第12页浏览型号MC145151DW2的Datasheet PDF文件第13页  
SEMICONDUCTOR TECHNICAL DATA  
P SUFFIX  
PLASTIC DIP  
CASE 707  
Interfaces with Single–Modulus Prescalers  
18  
The MC145155–2 is programmed by a clocked, serial input, 16–bit data  
stream. The device features consist of a reference oscillator, selectable–refer-  
ence divider, digital–phase detector, 14–bit programmable divide–by–N  
counter, and the necessary shift register and latch circuitry for accepting serial  
input data.  
The MC145155–2 is an improved–performance drop–in replacement for the  
MC145155–1. Power consumption has decreased and ESD and latch–up  
performance have improved.  
1
DW SUFFIX  
SOG PACKAGE  
CASE 751D  
20  
1
ORDERING INFORMATION  
MC145155P2  
MC145155DW2 SOG Package  
Plastic DIP  
Operating Temperature Range: – 40 to 85°C  
Low Power Consumption Through Use of CMOS Technology  
3.0 to 9.0 V Supply Range  
On– or Off–Chip Reference Oscillator Operation with Buffered Output  
Compatible with the Serial Peripheral Interface (SPI) on CMOS MCUs  
Lock Detect Signal  
Two Open–Drain Switch Outputs  
8 User–Selectable ÷ R Values: 16, 512, 1024, 2048, 3668, 4096, 6144,  
8192  
Single Modulus/Serial Programming  
÷ N Range = 3 to 16383  
“Linearized” Digital Phase Detector Enhances Transfer Function Linearity  
Two Error Signal Options: Single–Ended (Three–State) or Double–Ended  
Chip Complexity: 6504 FETs or 1626 Equivalent Gates  
PIN ASSIGNMENTS  
PLASTIC DIP  
RA1  
RA2  
1
2
3
4
5
6
18  
17  
16  
15  
14  
13  
RA0  
OSC  
OSC  
in  
φ
V
out  
out  
φ
REF  
R
V
SW2  
SW1  
ENB  
DATA  
CLK  
DD  
out  
PD  
V
7
8
9
12  
11  
10  
SS  
LD  
f
in  
SOG PACKAGE  
RA1  
RA2  
1
2
20  
19  
RA0  
OSC  
OSC  
in  
φ
3
4
18  
17  
V
out  
out  
φ
REF  
NC  
R
V
5
6
16  
15  
DD  
PD  
V
SW2  
SW1  
ENB  
DATA  
CLK  
out  
SS  
7
14  
13  
12  
11  
NC  
LD  
8
9
f
10  
in  
NC = NO CONNECTION  
REV 1  
8/95  
Motorola, Inc. 1995