欢迎访问ic37.com |
会员登录 免费注册
发布采购

MT9076 参数 Datasheet PDF下载

MT9076图片预览
型号: MT9076
PDF下载: 下载PDF文件 查看货源
内容描述: T1 / E1 / J1 3.3V单芯片收发器 [T1/E1/J1 3.3V Single Chip Transceiver]
分类和应用:
文件页数/大小: 160 页 / 413 K
品牌: MITEL [ MITEL NETWORKS CORPORATION ]
 浏览型号MT9076的Datasheet PDF文件第128页浏览型号MT9076的Datasheet PDF文件第129页浏览型号MT9076的Datasheet PDF文件第130页浏览型号MT9076的Datasheet PDF文件第131页浏览型号MT9076的Datasheet PDF文件第133页浏览型号MT9076的Datasheet PDF文件第134页浏览型号MT9076的Datasheet PDF文件第135页浏览型号MT9076的Datasheet PDF文件第136页  
MT9076  
Preliminary Information  
Bit  
Name  
Functional Description  
7 - 2  
ADR16-11 Address 16 - 11. A six bit address used for comparison with the first byte of the received  
address. ADR16 is MSB.  
1
0
ADR10  
A1EN  
Address 10. This bit is used in address comparison if a seven bit address is being  
checked for (control bit four of control register 2 is set).  
First Address Comparison Enable. When this bit is high, the above six (or seven) bit  
address is used in the comparison of the first address byte.  
If address recognition is enabled, any packet failing the address comparison will not be  
stored in the RX FIFO. A1EN must be high for All-call (1111111) address recognition for  
single byte address. When this bit is low, this bit mask is ignored in address comparison  
Table 157 - HDLC Address Recognition Register 1  
(Page B,C & D, Address 10H)  
Bit  
Name  
Functional Description  
7 - 1  
ADR26-20 Address 26 - 20. A seven bit address used for comparison with the second byte of the  
received address. ADR26 is MSB. This mask is ignored (as well as first byte mask) if all  
call address (1111111) is received.  
0
A2EN  
Second Address Comparison Enable. When this bit is set high, the above seven bit  
address is used in the comparison of the second address byte.  
If address recognition is enabled, any packet failing the address comparison will not be  
stored in the RX FIFO. A2EN must be high for All-call address recognition. When this bit is  
low, this bit mask is ignored in address comparison  
Table 158 - HDLC Address Recognition Register 2  
(Page B,C & D, Address 11H)  
Bit  
Name  
Functional Description  
7 - 0  
BIT7-0 This eight bit word is tagged with the two status bits from the control register 1 (EOP and FA),  
and the resulting 10 bit word is written to the TX FIFO. The FIFO status is not changed  
immediately after a write or read occurs. It is updated after the data has settled and the  
transfer to the last available position has finished.  
Table 159 - TX FIFO Write Register  
(Page B,C & D, Address 12H)  
128  
 复制成功!