欢迎访问ic37.com |
会员登录 免费注册
发布采购

MT9075BP 参数 Datasheet PDF下载

MT9075BP图片预览
型号: MT9075BP
PDF下载: 下载PDF文件 查看货源
内容描述: E1单芯片收发器 [E1 Single Chip Transceiver]
分类和应用: PC
文件页数/大小: 82 页 / 275 K
品牌: MITEL [ MITEL NETWORKS CORPORATION ]
 浏览型号MT9075BP的Datasheet PDF文件第61页浏览型号MT9075BP的Datasheet PDF文件第62页浏览型号MT9075BP的Datasheet PDF文件第63页浏览型号MT9075BP的Datasheet PDF文件第64页浏览型号MT9075BP的Datasheet PDF文件第66页浏览型号MT9075BP的Datasheet PDF文件第67页浏览型号MT9075BP的Datasheet PDF文件第68页浏览型号MT9075BP的Datasheet PDF文件第69页  
Preliminary Information  
MT9075B  
Transmit National Bit Buffer (Page 0DH)  
Page 0DH, addresses 10H to 14H contain the five bytes of the transmit national bit buffer (TNBB0 - TNBB4  
respectively). This feature is functional only when control bit NBTB (page 01H, address 10H) is one.  
Bit  
Name  
Functional Description  
7 - 0  
TNBBn.F1  
-
Transmit S  
Bits Frames 1 to 15. This byte contains the bits transmitted in bit  
an+4  
position n+4 of channel zero of frames 1, 3, 5, 7, 9, 11, 13 and 15 when CRC-4  
multiframe alignment is used, or of consecutive odd frames when CRC-4  
multiframe alignment is not used. n = 0 to 4 inclusive and corresponds to a byte of  
the receive national bit buffer.  
TNBBn.F15  
Table 99 - Transmit National Bit Buffer Bytes Zero to Four (Page 0DH)  
Receive National Bit Buffer (Page 0EH)  
Page 0EH, addresses 10H to 14H contain the five bytes of the receive national bit buffer (RNBB0 - RNBB4  
respectively).  
Bit  
Name  
Functional Description  
7 - 0  
RNBBn.F1  
-
Receive S  
Bits Frames 1 to 15. This byte contains the bits received in bit  
an+4  
position n+4 of channel zero of frames 1, 3, 5, 7, 9, 11, 13 and 15 when CRC-4  
multiframe alignment is used, or of consecutive odd frames when CRC-4  
multiframe alignment is not used. n = 0 to 4 inclusive and corresponds to a byte of  
the receive national bit buffer.  
RNBBn.F15  
Table 100 - Receive National Bit Buffer Bytes Zero to Four (Page 0EH)  
Transmit Message Mode Buffer Zero and One (Pages 0FH and 10H)  
Pages 0FH and 10H together contain 32 byte storage locations for data that may be transmit onto the equivalent  
PCM 30 transmit timeslot. Transmission of these bytes is enabled by setting the TXMSG bits (bit 7) in the  
equivalent Per Time Slot Control Register (page 07H and 08H). Table 97 shows the mapping between the Tx  
Message Buffer addresses and the equivalent PCM 30 Channels.  
Page 0FH (Tx Message  
Buffer 0) Address:  
0
0
0
1
1
1
2
2
2
3
3
3
4
4
4
5
5
5
6
6
6
7
7
7
8
8
8
9
9
9
10 11 12 13 14 15  
10 11 12 13 14 15  
10 11 12 13 14 15  
Equivalent PCM 30  
Timeslots  
Page 10H (Tx Message  
Buffer 1) Address:  
Equivalent PCM 30 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31  
Timeslots  
Table 101 - Pages 0FH & 10H Address Mapping to CEPT Channels  
65  
 复制成功!