欢迎访问ic37.com |
会员登录 免费注册
发布采购

MAS3507D 参数 Datasheet PDF下载

MAS3507D图片预览
型号: MAS3507D
PDF下载: 下载PDF文件 查看货源
内容描述: MPEG 1/2 2/3层音频解码器 [MPEG 1/2 Layer 2/3 Audio Decoder]
分类和应用: 解码器
文件页数/大小: 60 页 / 816 K
品牌: MICRONAS [ MICRONAS ]
 浏览型号MAS3507D的Datasheet PDF文件第5页浏览型号MAS3507D的Datasheet PDF文件第6页浏览型号MAS3507D的Datasheet PDF文件第7页浏览型号MAS3507D的Datasheet PDF文件第8页浏览型号MAS3507D的Datasheet PDF文件第10页浏览型号MAS3507D的Datasheet PDF文件第11页浏览型号MAS3507D的Datasheet PDF文件第12页浏览型号MAS3507D的Datasheet PDF文件第13页  
PRELIMINARY DATA SHEET
MAS 3507D
2.6.2. DC/DC Converter
The DC/DC converter of the MAS 3507D is used to
generate a fixed power supply voltage even if the chip
set is powered by battery cells in portable applications.
The DC/DC converter is designed for the application of
1 or 2 batteries or NiCd cells as shown in Fig. 2–3
which shows the standard application circuit. The DC/
DC converter is switched on by activating the DCEN
pin. Its output power is sufficient for other ICs as well.
Note:
Connecting DCEN directly to VDD leads to
unexpected states of the DCCF register.
The PUP signal should be read out by the system con-
troller.
A 22
µH
inductor is required for the application. The
important specification item is the inductor saturation
current rating, which should be greater than 2.5 times
the DC load current. The DC resistance of the inductor
is important for efficiency. The primary criterion for
selecting the output filter capacitor is low equivalent
series resistance (ESR), as the product of the inductor
current variation and the ESR determines the high-fre-
quency amplitude seen on the output voltage. The
Schottky diode should have a low voltage drop V
D
for a
high overall efficiency of the DC/DC converter. The
current rating of the diode should also be greater than
2.5 times the DC output current. The VSENS pin has
to be always connected to the output voltage.
2.5. Clock Management
The MAS 3507D should be driven by a single clock at
a frequency of 14.725 MHz. It is possible to drive the
MAS 3507D with other reference clocks (see Section
The CLKI signal acts as a reference for the embedded
clock synthesizer that generates the internal system
clock. Based on the reference input clock CLKI, a syn-
chronized output clock CLKO that depends on the
audio sample frequency of the decompressed bit
stream is generated and provided as ‘master clock’ to
external D/A converters. Some of them need master
clocks that have a fixed relation to the sampling fre-
quencies. A scaler can be switched on during start-up,
optionally, by setting the PI8 pin to 0. Then, the clock-out
will automatically be divided by 1, 2, or 4 as defined in
Table 2–2:
CLKO Frequencies
f
s
/kHz
48, 32
44.1
24, 16
22.05
12, 8
11.025
CLKO/MHz
scaler on
24.576
22.5792
12.288
11.2896
6.144
5.6448
CLKO/MHz
scaler off
24.576
22.5792
24.576
22.5792
24.576
22.5792
2.6.3. Stand-by Functions
The digital part of the MAS 3507D and the DC/DC
converter are turned on by setting WSEN. If only the
DC/DC converter should work, it can remain active by
setting DCEN alone to supply other parts of the appli-
cation even if the audio decoding part of the
MAS 3507D is not being used. The WSEN power-up
pin of the digital part may be handled by the controller.
Please pay attention to the fact, that I
2
C protocol is
working only if the processor and its interfaces works
(WSEN = 1)
2.6. Power Supply Concept
The MAS 3507D offers an embedded controlled DC/
DC converter for battery based power supply con-
cepts. It works as an up-converter.
2.6.1. Internal Voltage Monitor
An internal voltage monitor compares the input voltage
at the VSENS pin with an internal reference value that
is adjustable via I
2
C bus. The PUP output pin becomes
inactive when the voltage at the VSENS pin drops
below the programmed value of the reference voltage.
It is important that the WSEN must not be activated
before the PUP is generated. The PUP signal thresh-
olds are listed in Table 3–8. The internal voltage moni-
tor will be activated with a high level at Pin DCEN.
Micronas
9