128Mb, 256Mb, 512Mb, 1Gb StrataFlash Memory
Flowcharts
Figure 50: Blank Check Full Status Check Procedure
Read status
register
1, 1
Command
sequence error
SR[4:5] =
0
1
Blank check
error
SR[5] =
0
Blank check
successful
Bus
Operation
Command Comments
Idle
Idle
None
Check SR[4, 5]
1 = Command sequence error
None
Check SR5
1 = Blank check error
1. SR[1, 3] must be cleared before the write state machine will allow blank check to be per-
formed.
Notes:
2. Only the CLEAR STAUS REGISTER command clears SR[1, 3, 4, 5].
3. If an error is detected, clear the status register before attempting a blank check retry or
other error recovery.
PDF: 09005aef8448483a
128_256_512_65nm_g18.pdf - Rev. F 8/11 EN
Micron Technology, Inc. reserves the right to change products or specifications without notice.
108
© 2011 Micron Technology, Inc. All rights reserved.
MICRON [ MICRON TECHNOLOGY ]
