N25Q128 - 1.8 V
Protection modes
Table 11.
Protected area sizes (TB bit = 1)
Status Register Content
Memory Content
Protected Area Unprotected Area
TB bit BP3 Bit PB2 Bit BP1 Bit BP0 Bit
1
1
0
0
0
0
0
0
0
1
None
All sectors (sectors 0 to 255)
Sectors 1 to 255
Lower 256th
(1/2 Mbit, sector 0)
Lower 128th
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
1
1
1
1
1
1
1
1
0
0
1
1
1
1
0
0
0
0
1
1
1
1
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
Sectors 2 to 255
Sectors 4 to 255
Sectors 8 to 255
Sectors 16 to 255
Sectors 33 to 255
(1 Mbit, 2 sectors: 0 to 1)
Lower 64th
(2 Mbit, 4 sectors: 0 to 3)
Lower 32nd
(4 Mbit, 8 sectors: 0 to 7)
Lower 16th
(8 Mbit, 16 sectors: 0 to 15)
Lower 8th
(16 Mbit, 32 sectors: 0 to 31)
Lower quarter
Upper 3 quarters (sectors 64 to
255)
(32 Mbit, 64 sectors: 0 to 63)
Lower half
Upper half (sectors 128 to 255)
(64 Mbit, 128 sectors: 0 to 127)
All sectors
None
None
None
None
None
None
None
(128 Mbit, 256 sectors)
All sectors
(128 Mbit, 256 sectors)
All sectors
(128 Mbit, 256 sectors)
All sectors
(128 Mbit, 256 sectors)
All sectors
(128 Mbit, 256 sectors)
All sectors
(128 Mbit, 256 sectors)
All sectors
(128 Mbit, 256 sectors)
The N25Q128 is available in the following architecture versions:
Bottom version, 64 KB uniform sectors plus 8 bottom boot sectors (each with 16
subsectors),
Top version, 64 KB uniform sectors plus 8 top boot sectors (each with 16 subsectors)
Uniform version, 64 KB uniform sectors without any boot sectors and subsectors.
51/185
MICRON [ MICRON TECHNOLOGY ]
