欢迎访问ic37.com |
会员登录 免费注册
发布采购

N25Q128A11B1241F 参数 Datasheet PDF下载

N25Q128A11B1241F图片预览
型号: N25Q128A11B1241F
PDF下载: 下载PDF文件 查看货源
内容描述: 128兆位, 1.8 V ,多个I / O , 4 KB的界别分组擦除引导扇区, XIP启用,串行闪存与108 MHz的SPI总线接口 [128-Mbit, 1.8 V, multiple I/O, 4-Kbyte subsector erase on boot sectors, XiP enabled, serial flash memory with 108 MHz SPI bus interface]
分类和应用: 闪存
文件页数/大小: 185 页 / 5874 K
品牌: MICRON [ MICRON TECHNOLOGY ]
 浏览型号N25Q128A11B1241F的Datasheet PDF文件第45页浏览型号N25Q128A11B1241F的Datasheet PDF文件第46页浏览型号N25Q128A11B1241F的Datasheet PDF文件第47页浏览型号N25Q128A11B1241F的Datasheet PDF文件第48页浏览型号N25Q128A11B1241F的Datasheet PDF文件第50页浏览型号N25Q128A11B1241F的Datasheet PDF文件第51页浏览型号N25Q128A11B1241F的Datasheet PDF文件第52页浏览型号N25Q128A11B1241F的Datasheet PDF文件第53页  
N25Q128 - 1.8 V  
Protection modes  
The Lock Registers can be read and written using the Read Lock Register (RDLR) and  
Write to Lock Register (WRLR) instructions.  
In each Lock Register two bits control the protection of each sector: the Write Lock bit and  
the Lock Down bit.  
„
Write Lock bit: The Write Lock bit determines whether the contents of the sector can be  
modified (using the Write, Program, or Erase instructions). When the Write Lock bit is  
set to '1', the sector is write protected - any operations that attempt to change the data  
in the sector will fail. When the Write Lock bit is reset to '0', the sector is not write  
protected by the Lock Register, and may be modified.  
„
Lock Down bit: The Lock Down bit provides a mechanism for protecting software data  
from simple hacking and malicious attack. When the Lock Down bit is set to '1', further  
modification to the Write Lock and Lock Down bits cannot be performed. A powerup is  
required before changes to these bits can be made. When the Lock Down bit is reset to  
'0', the Write Lock and Lock Down bits can be changed.  
The definition of the Lock Register bits is given in Table 9: Lock Register out.  
SPM2  
The second software protected mode (SPM2) uses the Block Protect bits (BP3, BP2, BP1,  
BP0) and the Top/Bottom bit (TB bit) to allow part of the memory to be configured as read-  
only. See Section 16: Ordering information.  
Table 9.  
Software protection truth table (Sectors 0 to 255, 64 Kbyte)  
Sector Lock Register  
Protection Status  
Lock Down bit Write Lock bit  
Sector unprotected from Program/Erase/Write operations, protection status  
reversible.  
0
0
1
0
1
0
Sector protected from Program/Erase/Write operations, protection status  
reversible.  
Sector unprotected from Program/Erase/Write operations.  
Sector protection status cannot be changed except by a power-up.  
Sector protected from Program/Erase/Write operations.  
1
1
Sector protection status cannot be changed except by a power-up.  
As a second level of protection, the Write Protect signal (applied on the W/VPP pin) can  
freeze the Status Register in a read-only mode. In this mode, the Block Protect bits (BP3,  
BP2, BP1, BP0) and the Status Register Write Disable bit (SRWD) are protected.  
49/185