256Mb: x4, x8, x16 SDRAM
PRECHARGE Operation
Figure 49: WRITE Without Auto Precharge
T0
T1
T2
T3
T4
T5
T6
T7
T8
T9
t
t
CL
CK
CLK
CKE
t
CH
t
t
CKS
CKH
t
t
CMS
CMH
Command
DQM
ACTIVE
NOP
WRITE
NOP
NOP
NOP
NOP
PRECHARGE
NOP
ACTIVE
t
t
CMS
CMH
t
t
t
t
AH
AS
Address
Row
Column m
Row
Row
Bank
t
AS
AH
All banks
Row
A10
Disable auto precharge
Bank
Single bank
Bank
t
AS
Bank
AH
BA0, BA1
t
t
t
t
t
t
t
t
DS DH
DS DH
DS DH
DS
DH
DIN
DIN
DIN
DIN
DQ
t
t
RP
t
RCD
WR
t
RAS
t
RC
Don’t Care
1. For this example, BL = 4 and the WRITE burst is followed by a manual PRECHARGE.
Note:
PDF: 09005aef8091e6d1
256Mb_sdr.pdf - Rev. R 10/12 EN
Micron Technology, Inc. reserves the right to change products or specifications without notice.
76
© 1999 Micron Technology, Inc. All rights reserved.