欢迎访问ic37.com |
会员登录 免费注册
发布采购

MT250QL01GABA8ESF0AITES 参数 Datasheet PDF下载

MT250QL01GABA8ESF0AITES图片预览
型号: MT250QL01GABA8ESF0AITES
PDF下载: 下载PDF文件 查看货源
内容描述: [3V, Multiple I/O, 4KB, 32KB, 64KB, Sector Erase]
分类和应用:
文件页数/大小: 97 页 / 1038 K
品牌: MICRON [ MICRON TECHNOLOGY ]
 浏览型号MT250QL01GABA8ESF0AITES的Datasheet PDF文件第57页浏览型号MT250QL01GABA8ESF0AITES的Datasheet PDF文件第58页浏览型号MT250QL01GABA8ESF0AITES的Datasheet PDF文件第59页浏览型号MT250QL01GABA8ESF0AITES的Datasheet PDF文件第60页浏览型号MT250QL01GABA8ESF0AITES的Datasheet PDF文件第62页浏览型号MT250QL01GABA8ESF0AITES的Datasheet PDF文件第63页浏览型号MT250QL01GABA8ESF0AITES的Datasheet PDF文件第64页浏览型号MT250QL01GABA8ESF0AITES的Datasheet PDF文件第65页  
256Mb, 3V Multiple I/O Serial Flash Memory  
CLEAR FLAG STATUS REGISTER Operation  
CLEAR FLAG STATUS REGISTER Operation  
To initiate a command, S# is driven LOW. For the extended-, dual-, and quad-SPI proto-  
cols respectively, input is on DQ0, DQ[1:0], and DQ[3:0]. The operation is terminated by  
driving S# HIGH at any time.  
Table 27: CLEAR FLAG STATUS REGISTER Operation  
Operation Name  
Description/Conditions  
CLEAR FLAG STATUS  
REGISTER (50h)  
Resets the error bits (erase, program, and protection)  
Figure 34: CLEAR FLAG STATUS REGISTER Timing  
Extended  
0
7
C
LSB  
DQ0  
Command  
0
MSB  
Dual  
3
C
LSB  
DQ[1:0]  
Command  
0
MSB  
MSB  
Quad  
1
C
LSB  
DQ[3:0]  
Command  
1. S# not shown.  
Note:  
CCMTD-1725822587-3368  
mt25q-qljs-L256-ABA-xxT.pdf - Rev. K 07/18 EN  
Micron Technology, Inc. reserves the right to change products or specifications without notice.  
© 2014 Micron Technology, Inc. All rights reserved.  
61  
 
 
 
 复制成功!