欢迎访问ic37.com |
会员登录 免费注册
发布采购

MT250QL01GABA8ESF0AITES 参数 Datasheet PDF下载

MT250QL01GABA8ESF0AITES图片预览
型号: MT250QL01GABA8ESF0AITES
PDF下载: 下载PDF文件 查看货源
内容描述: [3V, Multiple I/O, 4KB, 32KB, 64KB, Sector Erase]
分类和应用:
文件页数/大小: 97 页 / 1038 K
品牌: MICRON [ MICRON TECHNOLOGY ]
 浏览型号MT250QL01GABA8ESF0AITES的Datasheet PDF文件第58页浏览型号MT250QL01GABA8ESF0AITES的Datasheet PDF文件第59页浏览型号MT250QL01GABA8ESF0AITES的Datasheet PDF文件第60页浏览型号MT250QL01GABA8ESF0AITES的Datasheet PDF文件第61页浏览型号MT250QL01GABA8ESF0AITES的Datasheet PDF文件第63页浏览型号MT250QL01GABA8ESF0AITES的Datasheet PDF文件第64页浏览型号MT250QL01GABA8ESF0AITES的Datasheet PDF文件第65页浏览型号MT250QL01GABA8ESF0AITES的Datasheet PDF文件第66页  
256Mb, 3V Multiple I/O Serial Flash Memory  
PROGRAM Operations  
PROGRAM Operations  
Before a PROGRAM command is initiated, the WRITE ENABLE command must be exe-  
cuted to set the write enable latch bit to 1. To initiate a command, S# is driven LOW and  
held LOW until the eighth bit of the last data byte has been latched in, after which it  
must be driven HIGH. If S# is not driven HIGH, the command is not executed, flag sta-  
tus register error bits are not set, and the write enable latch remains set to 1. Each ad-  
dress bit is latched in during the rising edge of the clock. When a command is applied to  
a protected sector, the command is not executed, the write enable latch bit remains set  
to 1, and flag status register bits 1 and 4 are set. If the operation times out, the write ena-  
ble latch bit is reset and the program fail bit is set to 1.  
Note: The manner of latching data shown and explained in the timing diagrams ensures  
that the number of clock pulses is a multiple of one byte before command execution,  
helping reduce the effects of noisy or undesirable signals and enhancing device data  
protection.  
Table 28: PROGRAM Operations  
Operation Name  
Description/Conditions  
PAGE PROGRAM (02h)  
A PROGRAM operation changes a bit from 1 to 0.  
When the operation is in progress, the write in progress bit is set to 1.  
The write enable latch bit is cleared to 0, whether the operation is suc-  
cessful or not. The status register and flag status register can be polled  
for the operation status. When the operation completes, the write in  
DUAL INPUT FAST PROGRAM (A2h)  
EXTENDED DUAL INPUT FAST PROGRAM (D2h)  
QUAD INPUT FAST PROGRAM (32h)  
EXTENDED QUAD INPUT FAST PROGRAM (38h) progress bit is cleared to 0. An operation can be paused or resumed by  
the PROGRAM/ERASE SUSPEND or PROGRAM/ERASE RESUME command,  
respectively.  
If the bits of the least significant address, which is the starting address,  
are not all zero, all data transmitted beyond the end of the current  
page is programmed from the starting address of the same page. If the  
number of bytes sent to the device exceed the maximum page size, pre-  
viously latched data is discarded and only the last maximum page-size  
number of data bytes are guaranteed to be programmed correctly with-  
in the same page. If the number of bytes sent to the device is less than  
the maximum page size, they are correctly programmed at the specified  
addresses without any effect on the other bytes of the same page.  
CCMTD-1725822587-3368  
mt25q-qljs-L256-ABA-xxT.pdf - Rev. K 07/18 EN  
Micron Technology, Inc. reserves the right to change products or specifications without notice.  
© 2014 Micron Technology, Inc. All rights reserved.  
62  
 
 
 复制成功!