欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC18F4580-I/PT 参数 Datasheet PDF下载

PIC18F4580-I/PT图片预览
型号: PIC18F4580-I/PT
PDF下载: 下载PDF文件 查看货源
内容描述: 28 /40/ 44引脚增强型闪存微控制器与ECAN技术, 10位A / D和纳瓦技术 [28/40/44-Pin Enhanced Flash Microcontrollers with ECAN Technology, 10-Bit A/D and nanoWatt Technology]
分类和应用: 闪存微控制器和处理器外围集成电路时钟
文件页数/大小: 490 页 / 8912 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC18F4580-I/PT的Datasheet PDF文件第377页浏览型号PIC18F4580-I/PT的Datasheet PDF文件第378页浏览型号PIC18F4580-I/PT的Datasheet PDF文件第379页浏览型号PIC18F4580-I/PT的Datasheet PDF文件第380页浏览型号PIC18F4580-I/PT的Datasheet PDF文件第382页浏览型号PIC18F4580-I/PT的Datasheet PDF文件第383页浏览型号PIC18F4580-I/PT的Datasheet PDF文件第384页浏览型号PIC18F4580-I/PT的Datasheet PDF文件第385页  
PIC18F2480/2580/4480/4580  
BTG  
Bit Toggle f  
BOV  
Branch if Overflow  
Syntax:  
BTG f, b {,a}  
Syntax:  
BOV  
n
Operands:  
0 f 255  
0 b < 7  
a [0,1]  
Operands:  
Operation:  
-128 n 127  
if Overflow bit is ‘1’,  
(PC) + 2 + 2n PC  
Operation:  
(f<b>) f<b>  
Status Affected:  
Encoding:  
None  
Status Affected:  
Encoding:  
None  
1110  
0100  
nnnn  
nnnn  
0111  
bbba  
ffff  
ffff  
Description:  
If the Overflow bit is ‘1’, then the  
Description:  
Bit ‘b’ in data memory location ‘f’ is  
inverted.  
program will branch.  
The 2’s complement number ‘2n’ is  
added to the PC. Since the PC will  
have incremented to fetch the next  
instruction, the new address will be  
PC + 2 + 2n. This instruction is then a  
two-cycle instruction.  
If ‘a’ is ‘0’, the Access Bank is selected.  
If ‘a’ is ‘1’, the BSR is used to select the  
GPR bank.  
If ‘a’ is ‘0’ and the extended instruction  
set is enabled, this instruction operates  
in Indexed Literal Offset Addressing  
mode whenever f 95 (5Fh). See  
Section 26.2.3 “Byte-Oriented and  
Bit-Oriented Instructions in Indexed  
Literal Offset Mode” for details.  
Words:  
Cycles:  
1
1(2)  
Q Cycle Activity:  
If Jump:  
Q1  
Words:  
Cycles:  
1
1
Q2  
Q3  
Q4  
Decode  
Read literal  
‘n’  
Process  
Data  
Write to PC  
Q Cycle Activity:  
Q1  
No  
No  
No  
No  
operation  
Q2  
Q3  
Q4  
operation  
operation  
operation  
Decode  
Read  
register ‘f’  
Process  
Data  
Write  
register ‘f’  
If No Jump:  
Q1  
Q2  
Q3  
Q4  
Decode  
Read literal  
‘n’  
Process  
Data  
No  
operation  
Example:  
BTG  
PORTC, 4, 0  
Before Instruction:  
PORTC  
After Instruction:  
PORTC  
=
0111 0101 [75h]  
0110 0101 [65h]  
Example:  
HERE  
BOV Jump  
Before Instruction  
=
PC  
=
address (HERE)  
After Instruction  
If Overflow  
PC  
If Overflow  
PC  
=
=
=
=
1;  
address (Jump)  
0;  
address (HERE + 2)  
© 2009 Microchip Technology Inc.  
DS39637D-page 381  
 复制成功!