欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC18F2450-I/SO 参数 Datasheet PDF下载

PIC18F2450-I/SO图片预览
型号: PIC18F2450-I/SO
PDF下载: 下载PDF文件 查看货源
内容描述: 28 /40/ 44引脚,高性能, 12 MIPS ,增强型闪存, USB微控制器采用纳瓦技术 [28/40/44-Pin, High-Performance, 12 MIPS, Enhanced Flash, USB Microcontrollers with nanoWatt Technology]
分类和应用: 闪存微控制器和处理器外围集成电路光电二极管PC时钟
文件页数/大小: 320 页 / 5591 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC18F2450-I/SO的Datasheet PDF文件第46页浏览型号PIC18F2450-I/SO的Datasheet PDF文件第47页浏览型号PIC18F2450-I/SO的Datasheet PDF文件第48页浏览型号PIC18F2450-I/SO的Datasheet PDF文件第49页浏览型号PIC18F2450-I/SO的Datasheet PDF文件第51页浏览型号PIC18F2450-I/SO的Datasheet PDF文件第52页浏览型号PIC18F2450-I/SO的Datasheet PDF文件第53页浏览型号PIC18F2450-I/SO的Datasheet PDF文件第54页  
PIC18F2450/4450  
POR and BOR, are set or cleared differently in different  
Reset situations as indicated in Table 4-3. These bits  
are used in software to determine the nature of the  
Reset.  
4.6  
Reset State of Registers  
Most registers are unaffected by a Reset. Their status  
is unknown on POR and unchanged by all other  
Resets. The other registers are forced to a “Reset  
state” depending on the type of Reset that occurred.  
Table 4-4 describes the Reset states for all of the  
Special Function Registers. These are categorized by  
Power-on and Brown-out Resets, Master Clear and  
WDT Resets and WDT wake-ups.  
Most registers are not affected by a WDT wake-up,  
since this is viewed as the resumption of normal oper-  
ation. Status bits from the RCON register, RI, TO, PD,  
TABLE 4-3:  
STATUS BITS, THEIR SIGNIFICANCE AND THE INITIALIZATION CONDITION  
FOR RCON REGISTER  
RCON Register  
STKPTR Register  
Program  
Counter  
Condition  
SBOREN RI  
TO  
PD POR BOR STKFUL STKUNF  
Power-on Reset  
RESETInstruction  
Brown-out  
0000h  
0000h  
0000h  
0000h  
1
1
0
1
u
1
u
1
1
1
u
1
u
0
u
u
u
0
u
0
u
0
u
u
u
0
u
u
u
u(2)  
u(2)  
u(2)  
MCLR during Power-Managed  
Run modes  
MCLR during Power-Managed  
Idle modes and Sleep mode  
0000h  
0000h  
u(2)  
u(2)  
u
u
1
0
0
u
u
u
u
u
u
u
u
u
WDT Time-out during Full Power or  
Power-Managed Run modes  
MCLR during Full Power Execution  
0000h  
0000h  
0000h  
u(2)  
u(2)  
u(2)  
u
u
u
u
u
u
u
u
u
u
u
u
u
u
u
u
1
u
u
u
1
Stack Full Reset (STVREN = 1)  
Stack Underflow Reset  
(STVREN = 1)  
Stack Underflow Error (not an actual  
Reset, STVREN = 0)  
0000h  
PC + 2  
u(2)  
u(2)  
u(2)  
u
u
u
u
0
u
u
0
0
u
u
u
u
u
u
u
u
u
1
u
u
WDT Time-out during Power-Managed  
Idle or Sleep modes  
Interrupt Exit from  
PC + 2(1)  
Power-Managed modes  
Legend: u= unchanged  
Note 1: When the wake-up is due to an interrupt and the GIEH or GIEL bits are set, the PC is loaded with the  
interrupt vector (008h or 0018h).  
2: Reset state is ‘1’ for POR and unchanged for all other Resets when software BOR is enabled  
(BOREN1:BOREN0 Configuration bits = 01and SBOREN = 1); otherwise, the Reset state is ‘0’.  
DS39760A-page 48  
Advance Information  
© 2006 Microchip Technology Inc.  
 复制成功!