欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC18F2450-I/SO 参数 Datasheet PDF下载

PIC18F2450-I/SO图片预览
型号: PIC18F2450-I/SO
PDF下载: 下载PDF文件 查看货源
内容描述: 28 /40/ 44引脚,高性能, 12 MIPS ,增强型闪存, USB微控制器采用纳瓦技术 [28/40/44-Pin, High-Performance, 12 MIPS, Enhanced Flash, USB Microcontrollers with nanoWatt Technology]
分类和应用: 闪存微控制器和处理器外围集成电路光电二极管PC时钟
文件页数/大小: 320 页 / 5591 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC18F2450-I/SO的Datasheet PDF文件第276页浏览型号PIC18F2450-I/SO的Datasheet PDF文件第277页浏览型号PIC18F2450-I/SO的Datasheet PDF文件第278页浏览型号PIC18F2450-I/SO的Datasheet PDF文件第279页浏览型号PIC18F2450-I/SO的Datasheet PDF文件第281页浏览型号PIC18F2450-I/SO的Datasheet PDF文件第282页浏览型号PIC18F2450-I/SO的Datasheet PDF文件第283页浏览型号PIC18F2450-I/SO的Datasheet PDF文件第284页  
PIC18F2450/4450  
TABLE 21-1: MEMORY PROGRAMMING REQUIREMENTS  
Standard Operating Conditions (unless otherwise stated)  
Operating temperature -40°C TA +85°C for industrial  
DC Characteristics  
Param  
Sym  
No.  
Characteristic  
Min  
Typ†  
Max  
Units  
Conditions  
Internal Program Memory  
Programming Specifications(1)  
D110  
D113  
VPP  
Voltage on MCLR/VPP/RE3 pin  
9.00  
13.25  
10  
V
(Note 2)  
IDDP  
Supply Current during  
Programming  
mA  
Program Flash Memory  
Cell Endurance  
D130  
D131  
EP  
10K  
100K  
E/W -40°C to +85°C  
VPR  
VDD for Read  
VMIN  
5.5  
V
VMIN = Minimum operating  
voltage  
D132  
VIE  
VDD for Block Erase  
4.5  
3.0  
5.5  
5.5  
V
V
Using ICSP™ port  
Using ICSP port  
D132A VIW  
VDD for Externally Timed Erase  
or Write  
D132B VPEW VDD for Self-Timed Write  
VMIN  
5.5  
V
VMIN = Minimum operating  
voltage  
D133  
TIE  
ICSP Block Erase Cycle Time  
1
4
ms VDD > 4.5V  
ms VDD > 4.5V  
D133A TIW  
ICSP Erase or Write Cycle Time  
(externally timed)  
D133A TIW  
Self-Timed Write Cycle Time  
2
ms  
D134 TRETD Characteristic Retention  
40  
100  
Year Provided no other  
specifications are violated  
Data in “Typ” column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance  
only and are not tested.  
Note 1: These specifications are for programming the on-chip program memory through the use of table write  
instructions.  
2: Required only if Single-Supply Programming is disabled.  
DS39760A-page 278  
Advance Information  
© 2006 Microchip Technology Inc.  
 复制成功!