欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC18F8620-I/PT 参数 Datasheet PDF下载

PIC18F8620-I/PT图片预览
型号: PIC18F8620-I/PT
PDF下载: 下载PDF文件 查看货源
内容描述: 八十〇分之六十四引脚高性能1 Mbit的增强型闪存微控制器与A / D [64/80-Pin High Performance 1 Mbit Enhanced FLASH Microcontrollers with A/D]
分类和应用: 闪存微控制器和处理器外围集成电路PC时钟
文件页数/大小: 366 页 / 6797 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC18F8620-I/PT的Datasheet PDF文件第283页浏览型号PIC18F8620-I/PT的Datasheet PDF文件第284页浏览型号PIC18F8620-I/PT的Datasheet PDF文件第285页浏览型号PIC18F8620-I/PT的Datasheet PDF文件第286页浏览型号PIC18F8620-I/PT的Datasheet PDF文件第288页浏览型号PIC18F8620-I/PT的Datasheet PDF文件第289页浏览型号PIC18F8620-I/PT的Datasheet PDF文件第290页浏览型号PIC18F8620-I/PT的Datasheet PDF文件第291页  
PIC18FXX20  
MOVLW  
Move literal to W  
MOVWF  
Move W to f  
Syntax:  
[ label ] MOVLW k  
0 k 255  
k W  
Syntax:  
Operands:  
[ label ] MOVWF f [,a]  
0 f 255  
a [0,1]  
(W) f  
None  
Operands:  
Operation:  
Status Affected:  
Encoding:  
Operation:  
Status Affected:  
Encoding:  
None  
0000  
1110  
kkkk  
kkkk  
0110  
111a  
ffff  
ffff  
Description:  
The eight-bit literal 'k' is loaded into  
W.  
1
1
Description:  
Move data from W to register 'f'.  
Location 'f' can be anywhere in the  
256-byte bank. If ‘a’ is 0, the  
Access Bank will be selected, over-  
riding the BSR value. If ‘a’ = 1, then  
the bank will be selected as per the  
BSR value (default).  
Words:  
Cycles:  
Q Cycle Activity:  
Q1  
Q2  
Q3  
Q4  
Write to W  
Decode  
Read  
Process  
literal 'k'  
Data  
Words:  
Cycles:  
1
1
MOVLW  
0x5A  
Example:  
Q Cycle Activity:  
Q1  
After Instruction  
Q2  
Q3  
Q4  
Write  
W
=
0x5A  
Decode  
Read  
Process  
register 'f'  
Data  
register 'f'  
MOVWF  
REG, 0  
Example:  
Before Instruction  
W
=
0x4F  
0xFF  
REG  
=
After Instruction  
W
=
0x4F  
0x4F  
REG  
=
2003 Microchip Technology Inc.  
Advance Information  
DS39609A-page 285  
 复制成功!