欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC18F8620-I/PT 参数 Datasheet PDF下载

PIC18F8620-I/PT图片预览
型号: PIC18F8620-I/PT
PDF下载: 下载PDF文件 查看货源
内容描述: 八十〇分之六十四引脚高性能1 Mbit的增强型闪存微控制器与A / D [64/80-Pin High Performance 1 Mbit Enhanced FLASH Microcontrollers with A/D]
分类和应用: 闪存微控制器和处理器外围集成电路PC时钟
文件页数/大小: 366 页 / 6797 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC18F8620-I/PT的Datasheet PDF文件第280页浏览型号PIC18F8620-I/PT的Datasheet PDF文件第281页浏览型号PIC18F8620-I/PT的Datasheet PDF文件第282页浏览型号PIC18F8620-I/PT的Datasheet PDF文件第283页浏览型号PIC18F8620-I/PT的Datasheet PDF文件第285页浏览型号PIC18F8620-I/PT的Datasheet PDF文件第286页浏览型号PIC18F8620-I/PT的Datasheet PDF文件第287页浏览型号PIC18F8620-I/PT的Datasheet PDF文件第288页  
PIC18FXX20  
IORLW  
Inclusive OR literal with W  
IORWF  
Inclusive OR W with f  
Syntax:  
[ label ] IORLW k  
0 k 255  
(W) .OR. k W  
N, Z  
Syntax:  
Operands:  
[ label ] IORWF f [,d [,a]  
Operands:  
Operation:  
Status Affected:  
Encoding:  
0 f 255  
d [0,1]  
a [0,1]  
(W) .OR. (f) dest  
N, Z  
Operation:  
Status Affected:  
Encoding:  
0000  
1001  
kkkk  
kkkk  
Description:  
The contents of W are OR’ed with  
the eight-bit literal 'k'. The result is  
placed in W.  
1
1
0001  
00da  
ffff  
ffff  
Description:  
Inclusive OR W with register 'f'. If 'd'  
is 0, the result is placed in W. If 'd'  
is 1, the result is placed back in  
register 'f' (default). If ‘a’ is 0, the  
Access Bank will be selected, over-  
riding the BSR value. If ‘a’ = 1, then  
the bank will be selected as per the  
BSR value (default).  
Words:  
Cycles:  
Q Cycle Activity:  
Q1  
Q2  
Q3  
Process  
Data  
Q4  
Write to W  
Decode  
Read  
literal 'k'  
Words:  
Cycles:  
1
1
IORLW  
0x35  
Example:  
Before Instruction  
Q Cycle Activity:  
Q1  
W
=
0x9A  
Q2  
Q3  
Q4  
Decode  
Read  
Process  
Write to  
After Instruction  
register 'f'  
Data  
destination  
W
=
0xBF  
IORWF RESULT, 0, 1  
Example:  
Before Instruction  
RESULT =  
0x13  
0x91  
W
=
After Instruction  
RESULT =  
0x13  
0x93  
W
=
DS39609A-page 282  
Advance Information  
2003 Microchip Technology Inc.  
 复制成功!