欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC18F4431-I/P 参数 Datasheet PDF下载

PIC18F4431-I/P图片预览
型号: PIC18F4431-I/P
PDF下载: 下载PDF文件 查看货源
内容描述: 28 /40/ 44引脚增强型闪存微控制器采用纳瓦技术,高性能PWM和A / D [28/40/44-Pin Enhanced Flash Microcontrollers with nanoWatt Technology, High-Performance PWM and A/D]
分类和应用: 闪存微控制器
文件页数/大小: 392 页 / 3127 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC18F4431-I/P的Datasheet PDF文件第59页浏览型号PIC18F4431-I/P的Datasheet PDF文件第60页浏览型号PIC18F4431-I/P的Datasheet PDF文件第61页浏览型号PIC18F4431-I/P的Datasheet PDF文件第62页浏览型号PIC18F4431-I/P的Datasheet PDF文件第64页浏览型号PIC18F4431-I/P的Datasheet PDF文件第65页浏览型号PIC18F4431-I/P的Datasheet PDF文件第66页浏览型号PIC18F4431-I/P的Datasheet PDF文件第67页  
PIC18F2331/2431/4331/4431  
When the stack has been popped enough times to  
unload the stack, the next pop will return a value of zero  
to the PC and set the STKUNF bit, while the Stack  
Pointer remains at zero. The STKUNF bit will remain  
set until cleared by software or a POR occurs.  
Note:  
Returning a value of zero to the PC on an  
underflow has the effect of vectoring the  
program to the Reset vector, where the  
stack conditions can be verified and  
appropriate actions can be taken. This is  
not the same as a Reset as the contents  
of the SFRs are not affected.  
FIGURE 6-3:  
RETURN ADDRESS STACK AND ASSOCIATED REGISTERS  
Return Address Stack  
11111  
11110  
11101  
STKPTR<4:0>  
TOSU  
00h  
TOSH  
1Ah  
TOSL  
34h  
00010  
00011  
001A34h 00010  
000D58h 00001  
00000  
Top-of-Stack  
REGISTER 6-1:  
STKPTR: STACK POINTER REGISTER  
R/C-0  
STKFUL(1)  
R/C-0  
STKUNF(1)  
U-0  
R/W-0  
SP4  
R/W-0  
SP3  
R/W-0  
SP2  
R/W-0  
SP1  
R/W-0  
SP0  
bit 7  
bit 0  
Legend:  
C = Clearable bit  
W = Writable bit  
‘1’ = Bit is set  
R = Readable bit  
-n = Value at POR  
U = Unimplemented bit, read as ‘0’  
‘0’ = Bit is cleared x = Bit is unknown  
bit 7  
bit 6  
STKFUL: Stack Full Flag bit(1)  
1= Stack became full or overflowed  
0= Stack has not become full or overflowed  
STKUNF: Stack Underflow Flag bit(1)  
1= Stack underflow occurred  
0= Stack underflow did not occur  
bit 5  
Unimplemented: Read as ‘0’  
bit 4-0  
SP<4:0>: Stack Pointer Location bits  
Note 1: Bit 7 and bit 6 are cleared by user software or by a POR.  
2010 Microchip Technology Inc.  
DS39616D-page 63  
 复制成功!