欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC18LF6620-I/PT 参数 Datasheet PDF下载

PIC18LF6620-I/PT图片预览
型号: PIC18LF6620-I/PT
PDF下载: 下载PDF文件 查看货源
内容描述: 八十〇分之六十四引脚高性能1 Mbit的增强型闪存微控制器与A / D [64/80-Pin High Performance 1 Mbit Enhanced FLASH Microcontrollers with A/D]
分类和应用: 闪存微控制器和处理器外围集成电路PC时钟
文件页数/大小: 366 页 / 6797 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC18LF6620-I/PT的Datasheet PDF文件第217页浏览型号PIC18LF6620-I/PT的Datasheet PDF文件第218页浏览型号PIC18LF6620-I/PT的Datasheet PDF文件第219页浏览型号PIC18LF6620-I/PT的Datasheet PDF文件第220页浏览型号PIC18LF6620-I/PT的Datasheet PDF文件第222页浏览型号PIC18LF6620-I/PT的Datasheet PDF文件第223页浏览型号PIC18LF6620-I/PT的Datasheet PDF文件第224页浏览型号PIC18LF6620-I/PT的Datasheet PDF文件第225页  
PIC18FXX20  
19.2 Selecting the A/D Conversion  
Clock  
The A/D conversion time per bit is defined as TAD. The  
A/D conversion requires 12 TAD per 10-bit conversion.  
The source of the A/D conversion clock is software  
selectable. There are seven possible options for TAD:  
19.3 Configuring Analog Port Pins  
The ADCON1, TRISA, TRISF and TRISH registers  
control the operation of the A/D port pins. The port pins  
needed as analog inputs must have their correspond-  
ing TRIS bits set (input). If the TRIS bit is cleared (out-  
put), the digital output level (VOH or VOL) will be  
converted.  
• 2 TOSC  
• 4 TOSC  
• 8 TOSC  
The A/D operation is independent of the state of the  
CHS3:CHS0 bits and the TRIS bits.  
Note 1: When reading the port register, all pins  
configured as analog input channels will  
read as cleared (a low level). Pins config-  
ured as digital inputs will convert an ana-  
log input. Analog levels on a digitally  
configured input will not affect the  
conversion accuracy.  
• 16 TOSC  
• 32 TOSC  
• 64 TOSC  
• Internal RC oscillator  
For correct A/D conversions, the A/D conversion clock  
(TAD) must be selected to ensure a minimum TAD time  
of 1.6 µs.  
Table 19-1 shows the resultant TAD times derived from  
the device operating frequencies and the A/D clock  
source selected.  
2: Analog levels on any pin defined as a dig-  
ital input may cause the input buffer to  
consume current out of the device’s  
specification limits.  
TABLE 19-1: TAD vs. DEVICE OPERATING FREQUENCIES  
AD Clock Source (TAD)  
Maximum Device Frequency  
Operation  
ADCS2:ADCS0  
PIC18FXX20  
PIC18LFXX20  
2 TOSC  
4 TOSC  
8 TOSC  
16 TOSC  
32 TOSC  
64 TOSC  
RC  
000  
100  
001  
101  
010  
110  
x11  
1.25 MHz  
2.50 MHz  
5.00 MHz  
10.0 MHz  
20.0 MHz  
40.0 MHz  
666 kHz  
1.33 MHz  
2.67 MHz  
5.33 MHz  
10.67 MHz  
21.33 MHz  
2003 Microchip Technology Inc.  
Advance Information  
DS39609A-page 219  
 复制成功!