欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC18LF6620-I/PT 参数 Datasheet PDF下载

PIC18LF6620-I/PT图片预览
型号: PIC18LF6620-I/PT
PDF下载: 下载PDF文件 查看货源
内容描述: 八十〇分之六十四引脚高性能1 Mbit的增强型闪存微控制器与A / D [64/80-Pin High Performance 1 Mbit Enhanced FLASH Microcontrollers with A/D]
分类和应用: 闪存微控制器和处理器外围集成电路PC时钟
文件页数/大小: 366 页 / 6797 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC18LF6620-I/PT的Datasheet PDF文件第216页浏览型号PIC18LF6620-I/PT的Datasheet PDF文件第217页浏览型号PIC18LF6620-I/PT的Datasheet PDF文件第218页浏览型号PIC18LF6620-I/PT的Datasheet PDF文件第219页浏览型号PIC18LF6620-I/PT的Datasheet PDF文件第221页浏览型号PIC18LF6620-I/PT的Datasheet PDF文件第222页浏览型号PIC18LF6620-I/PT的Datasheet PDF文件第223页浏览型号PIC18LF6620-I/PT的Datasheet PDF文件第224页  
PIC18FXX20  
19.1 A/D Acquisition Requirements  
To calculate the minimum acquisition time,  
Equation 19-1 may be used. This equation assumes  
that 1/2 LSb error is used (1024 steps for the A/D). The  
1/2 LSb error is the maximum error allowed for the A/D  
to meet its specified resolution.  
Example 19-1 shows the calculation of the minimum  
required acquisition time, TACQ. This calculation is  
based on the following application system  
assumptions:  
For the A/D converter to meet its specified accuracy,  
the charge holding capacitor (CHOLD) must be allowed  
to fully charge to the input channel voltage level. The  
analog input model is shown in Figure 19-2. The  
source impedance (RS) and the internal sampling  
switch (RSS) impedance directly affect the time  
required to charge the capacitor CHOLD. The sampling  
switch (RSS) impedance varies over the device voltage  
(VDD). The source impedance affects the offset voltage  
at the analog input (due to pin leakage current). The  
maximum recommended impedance for analog  
sources is 2.5 k. After the analog input channel is  
selected (changed), this acquisition must be done  
before the conversion can be started.  
CHOLD  
=
=
=
=
=
120 pF  
Rs  
2.5 kΩ  
Conversion Error  
VDD  
1/2 LSb  
5V Rss = 7 kΩ  
50°C (system max.)  
0V @ time = 0  
Temperature  
VHOLD  
Note: When the conversion is started, the hold-  
ing capacitor is disconnected from the  
input pin.  
EQUATION 19-1: ACQUISITION TIME  
TACQ  
=
=
Amplifier Settling Time + Holding Capacitor Charging Time + Temperature Coefficient  
TAMP + TC + TCOFF  
EQUATION 19-2: A/D MINIMUM CHARGING TIME  
VHOLD  
or  
TC  
=
=
(VREF – (VREF/2048)) • (1 – e(-Tc/CHOLD(RIC + RSS + RS))  
)
-(120 pF)(1 k+ RSS + RS) ln(1/2047)  
EXAMPLE 19-1:  
CALCULATING THE MINIMUM REQUIRED ACQUISITION TIME  
TACQ  
=
TAMP + TC + TCOFF  
Temperature coefficient is only required for temperatures > 25°C.  
TACQ  
TC  
=
=
2 µs + TC + [(Temp – 25°C)(0.05 µs/°C)]  
-CHOLD (RIC + RSS + RS) ln(1/2047)  
-120 pF (1 k+ 7 k+ 2.5 k) ln(0.0004885)  
-120 pF (10.5 k) ln(0.0004885)  
-1.26 µs (-7.6241)  
9.61 µs  
TACQ  
=
2 µs + 9.61 µs + [(50°C – 25°C)(0.05 µs/°C)]  
11.61 µs + 1.25 µs  
12.86 µs  
DS39609A-page 218  
Advance Information  
2003 Microchip Technology Inc.  
 复制成功!