PIC18F2220/2320/4220/4320
FIGURE 26-12:
PARALLEL SLAVE PORT TIMING (PIC18F4X20)
RE2/CS
RE0/RD
RE1/WR
65
RD7:RD0
62
64
63
Note:
Refer to Figure 26-5 for load conditions.
TABLE 26-13: PARALLEL SLAVE PORT REQUIREMENTS (PIC18F4X20)
Param.
Symbol
Characteristic
Min
Max Units
Conditions
No.
62
TDTV2WRH Data in valid before WR ↑ or CS ↑
20
—
ns
(setup time)
63
TWRH2DTI WR ↑ or CS ↑ to data–in invalid PIC18FXX20
20
35
—
10
—
—
—
ns
ns
ns
ns
(hold time)
PIC18LFXX20
64
65
66
TRDL2DTV RD ↓ and CS ↓ to data–out valid
TRDH2DTI RD ↑ or CS ↓ to data–out invalid
80
30
TIBFINH
Inhibit of the IBF flag bit being cleared from
3 TCY
WR ↑ or CS ↑
2003 Microchip Technology Inc.
DS39599C-page 331