欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC16F688-I/P 参数 Datasheet PDF下载

PIC16F688-I/P图片预览
型号: PIC16F688-I/P
PDF下载: 下载PDF文件 查看货源
内容描述: 14引脚基于闪存的8位CMOS微控制器采用纳瓦技术 [14-Pin Flash-Based, 8-Bit CMOS Microcontrollers with nanoWatt Technology]
分类和应用: 闪存微控制器和处理器外围集成电路光电二极管时钟
文件页数/大小: 174 页 / 2918 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC16F688-I/P的Datasheet PDF文件第68页浏览型号PIC16F688-I/P的Datasheet PDF文件第69页浏览型号PIC16F688-I/P的Datasheet PDF文件第70页浏览型号PIC16F688-I/P的Datasheet PDF文件第71页浏览型号PIC16F688-I/P的Datasheet PDF文件第73页浏览型号PIC16F688-I/P的Datasheet PDF文件第74页浏览型号PIC16F688-I/P的Datasheet PDF文件第75页浏览型号PIC16F688-I/P的Datasheet PDF文件第76页  
PIC16F688  
8.4  
Effects of Reset  
A device Reset forces all registers to their Reset state.  
Thus, the A/D module is turned off and any pending  
conversion is aborted. The ADRESH:ADRESL  
registers are unchanged.  
TABLE 8-2:  
SUMMARY OF A/D REGISTERS  
Value on  
all other  
Resets  
Value on:  
POR, BOD  
Addr  
Name  
Bit 7  
Bit 6  
Bit 5  
Bit 4  
Bit 3  
Bit 2  
Bit 1  
Bit 0  
05h/  
105h  
PORTA  
PORTC  
INTCON  
RA5  
RC5  
T0IE  
RCIF  
RA4  
RC4  
INTE  
C2IF  
RA3  
RC3  
RAIE  
C1IF  
RA2  
RC2  
RA1  
RC1  
INTF  
TXIF  
RA0  
RC0  
--xx xxxx  
--xx xxxx  
0000 0000  
--uu uuuu  
--uu uuuu  
0000 0000  
07h/  
107h  
0Bh/  
8Bh  
GIE  
PEIE  
T0IF  
RAIF  
0Ch  
1Eh  
1Fh  
PIR1  
EEIF  
ADIF  
OSFIF  
TMR1IF  
0000 0000  
xxxx xxxx  
00-0 0000  
--11 1111  
0000 0000  
uuuu uuuu  
00-0 0000  
--11 1111  
ADRESH  
ADCON0  
TRISA  
Most Significant 8 bits of the left shifted A/D result or 2 bits of the right shifted result  
ADFM  
VCFG  
CHS2  
CHS1  
CHS0  
GO/DONE  
TRISA1  
ADON  
85h/  
TRISA5  
TRISA4  
TRISA3  
TRISA2  
TRISA0  
185h  
87h/  
TRISC  
TRISC5  
TRISC4  
TRISC3  
TRISC2  
TRISC1  
TRISC0  
--11 1111  
--11 1111  
187h  
8Ch  
91h  
9Eh  
9Fh  
PIE1  
EEIE  
ADIE  
RCIE  
ANS5  
C2IE  
C1IE  
OSFIE  
ANS2  
TXIE  
TMR1IE  
ANS0  
0000 0000  
1111 1111  
xxxx xxxx  
-000 ----  
0000 0000  
1111 1111  
uuuu uuuu  
-000 ----  
ANSEL  
ADRESL  
ADCON1  
ANS7  
ANS6  
ANS4  
ANS3  
ANS1  
Least Significant 2 bits of the left shifted A/D result or 8 bits of the right shifted result  
ADCS2 ADCS1 ADCS0  
Legend: x= unknown, u= unchanged, - = unimplemented read as ‘0’. Shaded cells are not used for A/D module.  
DS41203B-page 70  
Preliminary  
2004 Microchip Technology Inc.  
 复制成功!