欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC16F688-I/P 参数 Datasheet PDF下载

PIC16F688-I/P图片预览
型号: PIC16F688-I/P
PDF下载: 下载PDF文件 查看货源
内容描述: 14引脚基于闪存的8位CMOS微控制器采用纳瓦技术 [14-Pin Flash-Based, 8-Bit CMOS Microcontrollers with nanoWatt Technology]
分类和应用: 闪存微控制器和处理器外围集成电路光电二极管时钟
文件页数/大小: 174 页 / 2918 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC16F688-I/P的Datasheet PDF文件第70页浏览型号PIC16F688-I/P的Datasheet PDF文件第71页浏览型号PIC16F688-I/P的Datasheet PDF文件第72页浏览型号PIC16F688-I/P的Datasheet PDF文件第73页浏览型号PIC16F688-I/P的Datasheet PDF文件第75页浏览型号PIC16F688-I/P的Datasheet PDF文件第76页浏览型号PIC16F688-I/P的Datasheet PDF文件第77页浏览型号PIC16F688-I/P的Datasheet PDF文件第78页  
PIC16F688  
REGISTER 9-1:  
EEDAT – EEPROM DATA REGISTER (ADDRESS: 9Ah)  
R/W-0  
R/W-0  
R/W-0  
R/W-0  
R/W-0  
R/W-0  
R/W-0  
R/W-0  
EEDAT7  
EEDAT6  
EEDAT5  
EEDAT4  
EEDAT3  
EEDAT2  
EEDAT1  
EEDAT0  
bit 7  
bit 0  
bit 7-0  
EEDATn: Byte Value to Write to or Read From Data EEPROM bits  
Legend:  
R = Readable bit  
W = Writable bit  
‘1’ = Bit is set  
U = Unimplemented bit, read as ‘0’  
‘0’ = Bit is cleared x= Bit is unknown  
- n= Value at POR  
REGISTER 9-2:  
EEADR – EEPROM ADDRESS REGISTER (ADDRESS: 9Bh)  
R/W-0  
R/W-0  
R/W-0  
R/W-0  
R/W-0  
R/W-0  
R/W-0  
R/W-0  
EEADR0  
bit 0  
EEADR7  
EEADR6  
EEADR5  
EEADR4  
EEADR3  
EEADR2 EEADR1  
bit 7  
bit 7-0  
EEADR: Specifies One of 256 Locations for EEPROM Read/Write Operation bits  
Legend:  
R = Readable bit  
W = Writable bit  
‘1’ = Bit is set  
U = Unimplemented bit, read as ‘0’  
‘0’ = Bit is cleared x= Bit is unknown  
- n= Value at POR  
REGISTER 9-3:  
EECON1 – EEPROM CONTROL REGISTER 1 (ADDRESS: 9Ch)  
R/W-0  
U-0  
U-0  
U-0  
R/W-x  
R/W-0  
WREN  
R/S-0  
WR  
R/S-0  
RD  
EEPGD  
WRERR  
bit 7  
bit 0  
bit 7  
EEPGD: Program/Data EEPROM Select bit  
1= Accesses program memory  
0= Accesses data memory  
bit 6-4  
bit 3  
Unimplemented: Read as ‘0’  
WRERR: EEPROM Error Flag bit  
1= A write operation is prematurely terminated (any MCLR Reset, any WDT Reset during  
normal operation or BOD detect)  
0= The write operation completed  
bit 2  
bit 1  
WREN: EEPROM Write Enable bit  
1= Allows write cycles  
0= Inhibits write to the data EEPROM  
WR: Write Control bit  
EEPGD = 1:  
This bit is ignored  
EEPGD = 0:  
1= Initiates a write cycle (The bit is cleared by hardware once write is complete. The WR bit can only be  
set, not cleared, in software.)  
0= Write cycle to the data EEPROM is complete  
bit 0  
RD: Read Control bit  
1= Initiates an memory read (Read takes one cycle. RD is cleared in hardware. The RD bit can only be  
set, not cleared, in software.)  
0= Does not initiate an memory read  
Legend:  
S = Bit can only be set  
R = Readable bit  
W = Writable bit  
‘1’ = Bit is set  
U = Unimplemented bit, read as ‘0’  
‘0’ = Bit is cleared x = Bit is unknown  
- n = Value at POR  
DS41203B-page 72  
Preliminary  
2004 Microchip Technology Inc.  
 复制成功!