欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC16F716-I-P 参数 Datasheet PDF下载

PIC16F716-I-P图片预览
型号: PIC16F716-I-P
PDF下载: 下载PDF文件 查看货源
内容描述: 8位闪存单片机与A / D转换器和增强型捕捉/比较/ PWM [8-bit Flash-based Microcontroller with A/D Converter and Enhanced Capture/Compare/PWM]
分类和应用: 转换器闪存微控制器
文件页数/大小: 136 页 / 2598 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC16F716-I-P的Datasheet PDF文件第11页浏览型号PIC16F716-I-P的Datasheet PDF文件第12页浏览型号PIC16F716-I-P的Datasheet PDF文件第13页浏览型号PIC16F716-I-P的Datasheet PDF文件第14页浏览型号PIC16F716-I-P的Datasheet PDF文件第16页浏览型号PIC16F716-I-P的Datasheet PDF文件第17页浏览型号PIC16F716-I-P的Datasheet PDF文件第18页浏览型号PIC16F716-I-P的Datasheet PDF文件第19页  
PIC16F716  
2.2.2.3  
INTCON Register  
Note:  
Interrupt flag bits get set when an interrupt  
condition occurs, regardless of the state of  
its corresponding enable bit or the global  
enable bit, GIE of the INTCON register.  
User software should ensure the  
appropriate interrupt flag bits are clear  
prior to enabling an interrupt.  
The INTCON Register is a readable and writable  
register which contains various enable and flag bits for  
the TMR0 register overflow, RB Port change and  
external RB0/INT pin interrupts.  
REGISTER 2-3:  
INTCON: INTERRUPT CONTROL REGISTER  
R/W-0  
GIE  
R/W-0  
PEIE  
R/W-0  
T0IE  
R/W-0  
INTE  
R/W-0  
RBIE(1)  
R/W-0  
T0IF(2)  
R/W-0  
INTF  
R/W-x  
RBIF  
bit 7  
bit 0  
Legend:  
R = Readable bit  
-n = Value at POR  
W = Writable bit  
‘1’ = Bit is set  
U = Unimplemented bit, read as ‘0’  
‘0’ = Bit is cleared x = Bit is unknown  
bit 7  
GIE: Global Interrupt Enable bit  
1= Enables all unmasked interrupts  
0= Disables all interrupts  
bit 6  
bit 5  
bit 4  
bit 3  
bit 2  
bit 1  
bit 0  
PEIE: Peripheral Interrupt Enable bit  
1= Enables all unmasked peripheral interrupts  
0= Disables all peripheral interrupts  
T0IE: Timer0 Overflow Interrupt Enable bit  
1= Enables the Timer0 interrupt  
0= Disables the Timer0 interrupt  
INTE: RB0/INT External Interrupt Enable bit  
1= Enables the RB0/INT external interrupt  
0= Disables the RB0/INT external interrupt  
RBIE: PORTB Change Interrupt Enable bit(1)  
1= Enables the PORTB change interrupt  
0= Disables the PORTB change interrupt  
T0IF: Timer0 Overflow Interrupt Flag bit(2)  
1= TMR0 register has overflowed (must be cleared in software)  
0= TMR0 register did not overflow  
INTF: RB0/INT External Interrupt Flag bit  
1= The RB0/INT external interrupt occurred (must be cleared in software)  
0= The RB0/INT external interrupt did not occur  
RBIF: PORTB Change Interrupt Flag bit  
1 = When at least one of the PORTB general purpose I/O pins changed state (must be cleared in  
software)  
0= None of the PORTB general purpose I/O pins have changed state  
Note 1: IOCB register must also be enabled.  
2: T0IF bit is set when Timer0 rolls over. Timer0 is unchanged on Reset and should be initialized before  
clearing T0IF bit.  
© 2007 Microchip Technology Inc.  
DS41206B-page 13  
 复制成功!