欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC16LF1947-E/MR 参数 Datasheet PDF下载

PIC16LF1947-E/MR图片预览
型号: PIC16LF1947-E/MR
PDF下载: 下载PDF文件 查看货源
内容描述: [64-Pin Flash-Based, 8-Bit CMOS Microcontrollers with LCD Driver and nanoWatt XLP Technology]
分类和应用: 微控制器
文件页数/大小: 440 页 / 4740 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC16LF1947-E/MR的Datasheet PDF文件第266页浏览型号PIC16LF1947-E/MR的Datasheet PDF文件第267页浏览型号PIC16LF1947-E/MR的Datasheet PDF文件第268页浏览型号PIC16LF1947-E/MR的Datasheet PDF文件第269页浏览型号PIC16LF1947-E/MR的Datasheet PDF文件第271页浏览型号PIC16LF1947-E/MR的Datasheet PDF文件第272页浏览型号PIC16LF1947-E/MR的Datasheet PDF文件第273页浏览型号PIC16LF1947-E/MR的Datasheet PDF文件第274页  
PIC16F/LF1946/47  
2
23.6.4 I C MASTER MODE START  
by hardware; the Baud Rate Generator is suspended,  
leaving the SDAx line held low and the Start condition  
is complete.  
CONDITION TIMING  
To initiate a Start condition, the user sets the Start  
Enable bit, SEN bit of the SSPxCON2 register. If the  
SDAx and SCLx pins are sampled high, the Baud Rate  
Generator is reloaded with the contents of  
SSPxADD<7:0> and starts its count. If SCLx and  
SDAx are both sampled high when the Baud Rate  
Generator times out (TBRG), the SDAx pin is driven  
low. The action of the SDAx being driven low while  
SCLx is high is the Start condition and causes the S bit  
of the SSPxSTAT1 register to be set. Following this,  
the Baud Rate Generator is reloaded with the contents  
of SSPxADD<7:0> and resumes its count. When the  
Baud Rate Generator times out (TBRG), the SEN bit of  
the SSPxCON2 register will be automatically cleared  
Note 1: If at the beginning of the Start condition,  
the SDAx and SCLx pins are already sam-  
pled low, or if during the Start condition,  
the SCLx line is sampled low before the  
SDAx line is driven low, a bus collision  
occurs, the Bus Collision Interrupt Flag,  
BCLxIF, is set, the Start condition is  
aborted and the I2C module is reset into its  
Idle state.  
2: The Philips I2C Specification states that a  
bus collision cannot occur on a Start.  
FIGURE 23-26:  
FIRST START BIT TIMING  
Set S bit (SSPxSTAT<3>)  
Write to SEN bit occurs here  
At completion of Start bit,  
hardware clears SEN bit  
and sets SSPxIF bit  
SDAx = 1,  
SCLx = 1  
TBRG  
TBRG  
Write to SSPxBUF occurs here  
SDAx  
2nd bit  
1st bit  
TBRG  
SCLx  
S
TBRG  
DS41414A-page 268  
Preliminary  
2010 Microchip Technology Inc.  
 复制成功!