欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC16C62B-04/SO 参数 Datasheet PDF下载

PIC16C62B-04/SO图片预览
型号: PIC16C62B-04/SO
PDF下载: 下载PDF文件 查看货源
内容描述: 28引脚8位CMOS微控制器 [28-Pin 8-Bit CMOS Microcontrollers]
分类和应用: 微控制器外围集成电路光电二极管PC可编程只读存储器时钟
文件页数/大小: 120 页 / 1994 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC16C62B-04/SO的Datasheet PDF文件第38页浏览型号PIC16C62B-04/SO的Datasheet PDF文件第39页浏览型号PIC16C62B-04/SO的Datasheet PDF文件第40页浏览型号PIC16C62B-04/SO的Datasheet PDF文件第41页浏览型号PIC16C62B-04/SO的Datasheet PDF文件第43页浏览型号PIC16C62B-04/SO的Datasheet PDF文件第44页浏览型号PIC16C62B-04/SO的Datasheet PDF文件第45页浏览型号PIC16C62B-04/SO的Datasheet PDF文件第46页  
PIC16C62B/72A  
8.3.1.1  
ADDRESSING  
1111 0 A9 A8 0’, where A9 and A8 are the two MSbs  
of the address. The sequence of events for 10-bit  
address is as follows, with steps 7- 9 for slave-transmit-  
ter:  
Once the SSP module has been enabled, it waits for a  
START condition to occur. Following the START condi-  
tion, 8 bits are shifted into the SSPSR register. All  
incoming bits are sampled with the rising edge of the  
clock (SCL) line. The value of register SSPSR<7:1> is  
compared to the value of the SSPADD register. The  
address is compared on the falling edge of the eighth  
clock (SCL) pulse. If the addresses match and the BF  
and SSPOV bits are clear, the following events occur:  
1. Receive first (high) byte of Address (bits SSPIF,  
BF, and bit UA (SSPSTAT<1>) are set).  
2. Update the SSPADD register with second (low)  
byte of Address (clears bit UA and releases the  
SCL line).  
3. Read the SSPBUF register (clears bit BF) and  
clear flag bit SSPIF.  
a) The SSPSR register value is loaded into the  
SSPBUF register.  
4. Receive second (low) byte of Address (bits  
SSPIF, BF, and UA are set).  
b) The buffer full bit, BF is set.  
c) An ACK pulse is generated.  
5. Update the SSPADD register with the first (high)  
byte of Address, if match releases SCL line, this  
will clear bit UA.  
d) SSP interrupt flag bit, SSPIF (PIR1<3>), is set  
(interrupt is generated if enabled) on the falling  
edge of the ninth SCL pulse.  
6. Read the SSPBUF register (clears bit BF) and  
clear flag bit SSPIF.  
In 10-bit address mode, two address bytes need to be  
received by the slave. The five Most Significant bits  
(MSbs) of the first address byte specify if this is a 10-bit  
address. Bit R/W (SSPSTAT<2>) must specify a write  
so the slave device will receive the second address  
byte. For a 10-bit address, the first byte would equal  
7. Receive repeated START condition.  
8. Receive first (high) byte of Address (bits SSPIF  
and BF are set).  
9. Read the SSPBUF register (clears bit BF) and  
clear flag bit SSPIF.  
TABLE 8-2  
DATA TRANSFER RECEIVED BYTE ACTIONS  
Status Bits as Data  
Transfer is Received  
Set bit SSPIF  
Generate ACK  
Pulse  
(SSP Interrupt occurs  
if enabled)  
BF  
SSPOV  
SSPSR SSPBUF  
0
1
1
0
0
0
1
1
Yes  
No  
Yes  
No  
No  
No  
Yes  
Yes  
Yes  
Yes  
No  
Yes  
Note:Shaded cells show the conditions where the user software did not properly clear the overflow condition.  
DS35008B-page 42  
Preliminary  
1999 Microchip Technology Inc.