欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC12F635-I/SN 参数 Datasheet PDF下载

PIC12F635-I/SN图片预览
型号: PIC12F635-I/SN
PDF下载: 下载PDF文件 查看货源
内容描述: 8月14日引脚,基于闪存的8位CMOS微控制器采用纳瓦技术 [8/14-Pin, Flash-Based 8-Bit CMOS Microcontrollers with nanoWatt Technology]
分类和应用: 闪存微控制器和处理器外围集成电路光电二极管PC时钟
文件页数/大小: 234 页 / 3856 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC12F635-I/SN的Datasheet PDF文件第80页浏览型号PIC12F635-I/SN的Datasheet PDF文件第81页浏览型号PIC12F635-I/SN的Datasheet PDF文件第82页浏览型号PIC12F635-I/SN的Datasheet PDF文件第83页浏览型号PIC12F635-I/SN的Datasheet PDF文件第85页浏览型号PIC12F635-I/SN的Datasheet PDF文件第86页浏览型号PIC12F635-I/SN的Datasheet PDF文件第87页浏览型号PIC12F635-I/SN的Datasheet PDF文件第88页  
PIC12F635/PIC16F636/639  
REGISTER 7-3:  
CMCON1: COMPARATOR CONFIGURATION REGISTER (PIC12F635)  
U-0  
U-0  
U-0  
U-0  
U-0  
U-0  
R/W-1  
R/W-0  
T1GSS  
CMSYNC  
bit 7  
bit 0  
Legend:  
R = Readable bit  
-n = Value at POR  
W = Writable bit  
‘1’ = Bit is set  
U = Unimplemented bit, read as ‘0’  
‘0’ = Bit is cleared x = Bit is unknown  
bit 7-2  
bit 1  
Unimplemented: Read as ‘0’  
T1GSS: Timer1 Gate Source Select bit(1)  
1= Timer1 Gate Source is T1G pin (pin should be configured as digital input)  
0= Timer1 Gate Source is comparator output  
bit 0  
CMSYNC: Comparator Output Synchronization bit(2)  
1= Output is synchronized with falling edge of Timer1 clock  
0= Output is asynchronous  
Note 1: Refer to Section 6.6 “Timer1 Gate”.  
2: Refer to Figure 7-2.  
REGISTER 7-4:  
CMCON1: COMPARATOR CONFIGURATION REGISTER (PIC16F636/639)  
U-0  
U-0  
U-0  
U-0  
U-0  
U-0  
R/W-1  
R/W-0  
T1GSS  
C2SYNC  
bit 7  
bit 0  
Legend:  
R = Readable bit  
-n = Value at POR  
W = Writable bit  
‘1’ = Bit is set  
U = Unimplemented bit, read as ‘0’  
‘0’ = Bit is cleared x = Bit is unknown  
bit 7-2  
bit 1  
Unimplemented: Read as ‘0’  
T1GSS: Timer1 Gate Source Select bit(1)  
1= Timer1 gate source is T1G pin (pin should be configured as digital input)  
0= Timer1 gate source is Comparator C2 output  
bit 0  
C2SYNC: Comparator C2 Output Synchronization bit(2)  
1= Output is synchronized with falling edge of Timer1 clock  
0= Output is asynchronous  
Note 1: Refer to Section 6.6 “Timer1 Gate”.  
2: Refer to Figure 7-4.  
DS41232D-page 82  
© 2007 Microchip Technology Inc.  
 复制成功!