欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC12F635-I/SN 参数 Datasheet PDF下载

PIC12F635-I/SN图片预览
型号: PIC12F635-I/SN
PDF下载: 下载PDF文件 查看货源
内容描述: 8月14日引脚,基于闪存的8位CMOS微控制器采用纳瓦技术 [8/14-Pin, Flash-Based 8-Bit CMOS Microcontrollers with nanoWatt Technology]
分类和应用: 闪存微控制器和处理器外围集成电路光电二极管PC时钟
文件页数/大小: 234 页 / 3856 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC12F635-I/SN的Datasheet PDF文件第81页浏览型号PIC12F635-I/SN的Datasheet PDF文件第82页浏览型号PIC12F635-I/SN的Datasheet PDF文件第83页浏览型号PIC12F635-I/SN的Datasheet PDF文件第84页浏览型号PIC12F635-I/SN的Datasheet PDF文件第86页浏览型号PIC12F635-I/SN的Datasheet PDF文件第87页浏览型号PIC12F635-I/SN的Datasheet PDF文件第88页浏览型号PIC12F635-I/SN的Datasheet PDF文件第89页  
PIC12F635/PIC16F636/639  
7.11.3  
OUTPUT CLAMPED TO VSS  
7.11 Comparator Voltage Reference  
The CVREF output voltage can be set to Vss with no  
power consumption by configuring VRCON as follows:  
The Comparator Voltage Reference module provides  
an internally generated voltage reference for the  
comparators. The following features are available:  
• VREN = 0  
• VRR = 1  
• Independent from Comparator operation  
• Two 16-level voltage ranges  
• Output clamped to VSS  
• VR<3:0> = 0000  
This allows the comparator to detect a zero-crossing  
while not consuming additional CVREF module current.  
• Ratiometric with VDD  
• Fixed Voltage Reference  
7.11.4  
OUTPUT RATIOMETRIC TO VDD  
The VRCON register (Register 7-5) controls the  
Voltage Reference module shown in Figure 7-10.  
The comparator voltage reference is VDD derived and  
therefore, the CVREF output changes with fluctuations in  
VDD. The tested absolute accuracy of the Comparator  
Voltage Reference can be found in Section 15.0 “Elec-  
trical Specifications”.  
7.11.1  
INDEPENDENT OPERATION  
The comparator voltage reference is independent of  
the comparator configuration. Setting the VREN bit of  
the VRCON register will enable the voltage reference.  
7.11.2  
OUTPUT VOLTAGE SELECTION  
The CVREF voltage reference has 2 ranges with 16  
voltage levels in each range. Range selection is  
controlled by the VRR bit of the VRCON register. The  
16 levels are set with the VR<3:0> bits of the VRCON  
register.  
The CVREF output voltage is determined by the following  
equations:  
EQUATION 7-1:  
CVREF OUTPUT VOLTAGE  
(INTERNAL CVREF)  
VRR = 1 (low range):  
CVREF = (VR<3:0>/24) × VDD  
VRR = 0 (high range):  
CVREF = (VDD/4) +  
(VR<3:0> × VDD/32)  
EQUATION 7-2:  
CVREF OUTPUT VOLTAGE  
(EXTERNAL CVREF)  
VRR = 1 (low range):  
CVREF = (VR<3:0>/24) × VLADDER  
VRR = 0 (high range):  
CVREF = (VLADDER/4) + (VR<3:0> × VLADDER/32)  
VLADDER = VDD or ([VREF+] - [VREF-]) or VREF+  
The full range of VSS to VDD cannot be realized due to  
the construction of the module. See Figure 7-10.  
© 2007 Microchip Technology Inc.  
DS41232D-page 83  
 复制成功!