欢迎访问ic37.com |
会员登录 免费注册
发布采购

MCP4162T-502E/SN 参数 Datasheet PDF下载

MCP4162T-502E/SN图片预览
型号: MCP4162T-502E/SN
PDF下载: 下载PDF文件 查看货源
内容描述: 7/8位单/双SPI数字电位器具有非易失性存储器 [7/8-Bit Single/Dual SPI Digital POT with Non-Volatile Memory]
分类和应用: 转换器电位器数字电位计存储电阻器光电二极管
文件页数/大小: 88 页 / 2259 K
品牌: MICROCHIP [ MICROCHIP TECHNOLOGY ]
 浏览型号MCP4162T-502E/SN的Datasheet PDF文件第26页浏览型号MCP4162T-502E/SN的Datasheet PDF文件第27页浏览型号MCP4162T-502E/SN的Datasheet PDF文件第28页浏览型号MCP4162T-502E/SN的Datasheet PDF文件第29页浏览型号MCP4162T-502E/SN的Datasheet PDF文件第31页浏览型号MCP4162T-502E/SN的Datasheet PDF文件第32页浏览型号MCP4162T-502E/SN的Datasheet PDF文件第33页浏览型号MCP4162T-502E/SN的Datasheet PDF文件第34页  
MCP414X/416X/424X/426X
4.2.1
NON-VOLATILE MEMORY
(EEPROM)
4.2.1.4
Special Features
This memory can be grouped into two uses of
non-volatile memory. These are:
The non-volatile wipers starts functioning below the
devices V
POR
/V
BOR
trip point.
There are 3 non-volatile bits that are not directly
mapped into the address space. These bits control the
following functions:
• EEPROM Write Protect
• WiperLock Technology for Non-Volatile Wiper 0
• WiperLock Technology for Non-Volatile Wiper 1
The operation of WiperLock Technology is discussed in
The state of the WL0, WL1, and WP bits
is reflected in the STATUS register (see
4.2.1.1
General Purpose Registers
These locations allow the user to store up to 10 (9-bit)
locations worth of information.
EEPROM Write Protect
All internal EEPROM memory can be Write Protected.
When EEPROM memory is Write Protected, Write
commands to the internal EEPROM are prevented.
Write Protect (WP) can be enabled/disabled by two
methods. These are:
• External WP Hardware pin (MCP42X1 devices
only)
• Non-Volatile configuration bit
High Voltage commands are required to enable and
disable the nonvolatile WP bit. These commands are
shown in
To write to EEPROM, both the external WP pin and the
internal WP EEPROM bit must be disabled. Write
Protect does not block commands to the volatile
registers.
4.2.1.2
Non-Volatile Wiper Registers
These locations contain the wiper values that are
loaded into the corresponding volatile wiper register
whenever the device has a POR/BOR event. There are
up to two registers, one for each resistor network.
The non-volatile wiper register enables stand-alone
operation of the device (without Microcontroller control)
after being programmed to the desired value.
4.2.1.3
Factory Initialization of Non-Volatile
Memory (EEPROM)
The Non-Volatile Wiper values will be initialized to
mid-scale value. This is shown in
The General purpose EEPROM memory will be
programmed to a default value of 0xFF.
It is good practice in the manufacturing flow to
configure the device to your desired settings.
4.2.2
VOLATILE MEMORY (RAM)
TABLE 4-2:
DEFAULT FACTORY
SETTINGS SELECTION
Default POR
Wiper Setting
Wiper
Code
WiperLock™
Technology and
Write Protect Setting
There are four Volatile Memory locations. These are:
• Volatile Wiper 0
• Volatile Wiper 1
(Dual Resistor Network devices only)
• Status Register
• Terminal Control (TCON) Register
The volatile memory starts functioning at the RAM
retention voltage (V
RAM
).
Resistance
Code
Typical
R
AB
Value
8-bit 7-bit
-502
-103
-503
-104
5.0 kΩ
10.0 kΩ
50.0 kΩ
Mid-scale
Mid-scale
Mid-scale
80h
80h
80h
80h
40h
40h
40h
40h
Disabled
Disabled
Disabled
Disabled
100.0 kΩ Mid-scale
DS22059B-page 30
©
2008 Microchip Technology Inc.