欢迎访问ic37.com |
会员登录 免费注册
发布采购

KSZ8041NL-AM 参数 Datasheet PDF下载

KSZ8041NL-AM图片预览
型号: KSZ8041NL-AM
PDF下载: 下载PDF文件 查看货源
内容描述: [IC TXRX PHY 10/100 AUTO 32-MLF]
分类和应用: 局域网(LAN)标准以太网:16GBASE-T电信电信集成电路
文件页数/大小: 58 页 / 1576 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号KSZ8041NL-AM的Datasheet PDF文件第15页浏览型号KSZ8041NL-AM的Datasheet PDF文件第16页浏览型号KSZ8041NL-AM的Datasheet PDF文件第17页浏览型号KSZ8041NL-AM的Datasheet PDF文件第18页浏览型号KSZ8041NL-AM的Datasheet PDF文件第20页浏览型号KSZ8041NL-AM的Datasheet PDF文件第21页浏览型号KSZ8041NL-AM的Datasheet PDF文件第22页浏览型号KSZ8041NL-AM的Datasheet PDF文件第23页  
KSZ8041NL/RNL  
FIGURE 3-1:  
AUTO-NEGOTIATION FLOW CHART  
Start Auto Negotiation  
N
o
Parallel  
Force Link Setting  
Yes  
Operation  
Listen for 10BASE-T  
Bypass Auto Negotiation  
and Set Link Mode  
Attempt Auto  
Negotiation  
Listen for 100BASE-TX  
Idles  
Link Pulses  
No  
Join  
Flow  
Link Mode Set ?  
Yes  
Link Mode Set  
3.9  
MII Management (MIIM) Interface  
The KSZ8041NL/RNL supports the IEEE 802.3 MII Management Interface, also known as the Management Data Input  
or Output (MDIO) Interface. This interface allows upper-layer devices to monitor and control the state of the  
KSZ8041NL/RNL. An external device with MIIM capability is used to read the PHY status or to configure the PHY set-  
tings or both. Further details on the MIIM interface can be found in Clause 22.2.4 of the IEEE 802.3 specification.  
The MIIM interface consists of the following:  
• A physical connection that incorporates the clock line (MDC) and the data line (MDIO).  
• A specific protocol that operates across the aforementioned physical connection that allows an external controller  
to communicate with one or more PHY devices. Each KSZ8041NL/RNL device is assigned a unique PHY address  
between 1 and 7 by its PHYAD[2:0] strapping pins. Additionally, every KSZ8041NL/RNL device supports the  
broadcast PHY address 0, as defined per the IEEE 802.3 specification, which can be used to read or write to a  
single KSZ8041NL/RNL device, or write to multiple KSZ8041NL/RNL devices simultaneously.  
• A set of 16-bit MDIO registers. Registers [0:6] are required, and their functions are defined per the IEEE 802.3  
specification. The additional registers are provided for expanded functionality.  
2017 Microchip Technology Inc.  
DS00002245B-page 19  
 复制成功!