欢迎访问ic37.com |
会员登录 免费注册
发布采购

KSZ8041NL-AM 参数 Datasheet PDF下载

KSZ8041NL-AM图片预览
型号: KSZ8041NL-AM
PDF下载: 下载PDF文件 查看货源
内容描述: [IC TXRX PHY 10/100 AUTO 32-MLF]
分类和应用: 局域网(LAN)标准以太网:16GBASE-T电信电信集成电路
文件页数/大小: 58 页 / 1576 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号KSZ8041NL-AM的Datasheet PDF文件第13页浏览型号KSZ8041NL-AM的Datasheet PDF文件第14页浏览型号KSZ8041NL-AM的Datasheet PDF文件第15页浏览型号KSZ8041NL-AM的Datasheet PDF文件第16页浏览型号KSZ8041NL-AM的Datasheet PDF文件第18页浏览型号KSZ8041NL-AM的Datasheet PDF文件第19页浏览型号KSZ8041NL-AM的Datasheet PDF文件第20页浏览型号KSZ8041NL-AM的Datasheet PDF文件第21页  
KSZ8041NL/RNL  
3.0  
FUNCTIONAL DESCRIPTION  
The KSZ8041NL is a single 3.3V supply Fast Ethernet transceiver. It is fully compliant with the IEEE 802.3u  
specification.  
On the media side, the KSZ8041NL supports 10BASE-T and 100BASE-TX with HP auto MDI/MDI-X for reliable detec-  
tion of and correction for straight-through and crossover cables.  
The KSZ8041NL offers a choice of MII or RMII data interface connection with the MAC processor. The MII management  
bus option gives the MAC processor complete access to the KSZ8041NL control and status registers. Additionally, an  
interrupt pin eliminates the need for the processor to poll for PHY status change.  
Physical signal transmission and reception are enhanced through the use of patented analog circuitries that make the  
design more efficient and allow for lower power consumption and smaller chip die size.  
The KSZ8041RNL is an enhanced RMII version of the KSZ8041NL that does not require a 50-MHz system clock. It uses  
a 25-MHz crystal for its input reference clock and outputs a 50-MHz RMII reference clock to the MAC.  
3.1  
100BASE-TX Transmit  
The 100BASE-TX transmit function performs parallel-to-serial conversion, 4B/5B coding, scrambling, NRZ-to-NRZI con-  
version, and MLT3 encoding and transmission.  
The circuitry starts with a parallel-to-serial conversion, which converts the MII data from the MAC into a 125-MHz serial  
bit stream. The data and control stream is then converted into 4B/5B coding, followed by a scrambler. The serialized  
data is further converted from NRZ-to-NRZI format, and then transmitted in MLT3 current output.  
The output current is set by an external 6.49-k1% resistor for the 1:1 transformer ratio. It has typical rise or fall times  
of 4 ns and complies with the ANSI TP-PMD standard regarding amplitude balance, overshoot, and timing jitter. The  
wave-shaped 10BASE-T output drivers are also incorporated into the 100BASE-TX drivers.  
3.2  
100BASE-TX Receive  
The 100BASE-TX receiver function performs adaptive equalization, DC restoration, MLT3-to-NRZI conversion, data and  
clock recovery, NRZI-to-NRZ conversion, descrambling, 4B/5B decoding, and serial-to-parallel conversion.  
The receiving side starts with the equalization filter to compensate for inter-symbol interference (ISI) over the twisted  
pair cable. Because the amplitude loss and phase distortion are functions of the cable length, the equalizer must adjust  
its characteristics to optimize performance. In this design, the variable equalizer makes an initial estimation based on  
comparisons of incoming signal strength against some known cable characteristics, and then tunes itself for optimiza-  
tion. This is an ongoing process and self-adjusts against environmental changes such as temperature variations.  
Next, the equalized signal goes through a DC restoration and data conversion block. The DC restoration circuit is used  
to compensate for the effect of baseline wander and to improve the dynamic range. The differential data conversion  
circuit converts the MLT3 format back to NRZI. The slicing threshold is also adaptive.  
The clock recovery circuit extracts the 125-MHz clock from the edges of the NRZI signal. This recovered clock is then  
used to convert the NRZI signal into the NRZ format. This signal is sent through the descrambler followed by the 4B/5B  
decoder. Finally, the NRZ serial data is converted to the MII format and provided as the input data to the MAC.  
3.3  
PLL Clock Synthesizer  
The KSZ8041NL/RNL generates 125-MHz, 25-MHz, and 20-MHz clocks for system timing. Internal clocks are gener-  
ated from an external 25-MHz crystal or oscillator. For the KSZ8041NL in RMII mode, these internal clocks are gener-  
ated from an external 50-MHz oscillator or system clock.  
3.4  
Scrambler/Descrambler (100BASE-TX only)  
The purpose of the scrambler is to spread the power spectrum of the signal to reduce EMI and baseline wander.  
3.5  
10BASE-T Transmit  
The 10BASE-T drivers are incorporated with the 100BASE-TX drivers to allow for transmission using the same mag-  
netic. The drivers also perform internal wave-shaping and pre-emphasize, and output 10BASE-T signals with a typical  
amplitude of 2.5V peak. The 10BASE-T signals have harmonic contents that are at least 27 dB below the fundamental  
frequency when driven by an all-ones Manchester-encoded signal.  
2017 Microchip Technology Inc.  
DS00002245B-page 17  
 复制成功!