Figure 18-4. ADC Timing Diagram, First Conversion (Single Conversion Mode)
Next
Conversion
First Conversion
Cycle Number
ADC Clock
ADEN
1
2
12
13
14
15
16
22
23
24
25
26
27
28
1
2
3
ADSC
ADIF
ADCH
Sign and MSB of Result
LSB of Result
ADCL
MUX and REFS
Update
Conversion
Complete
Sample and Hold
MUX and REFS
Update
Figure 18-5. ADC Timing Diagram, Single Conversion
One Conversion
8
Next Conversion
Cycle Number
ADC Clock
ADSC
1
2
3
4
5
6
7
10
11
12
13
14
1
2
3
ADIF
Sign and MSB of Result
LSB of Result
ADCH
ADCL
Sample and Hold
Conversion
Complete
MUX and REFS
Update
MUX and REFS
Update
Figure 18-6. ADC Timing Diagram, Auto Triggered Conversion
One Conversion
Next Conversion
Cycle Number
ADC Clock
1
2
3
4
5
6
7
8
11
12
13
14
1
2
Trigger
Source
ADATE
ADIF
Sign and MSB of Result
LSB of Result
ADCH
ADCL
Sample and
Hold
Prescaler
Reset
Conversion
Complete
Prescaler
Reset
MUX and REFS
Update
ATmega16/32/64/M1/C1 [DATASHEET]
201
7647O–AVR–01/15