欢迎访问ic37.com |
会员登录 免费注册
发布采购

25LC1024-I/SM 参数 Datasheet PDF下载

25LC1024-I/SM图片预览
型号: 25LC1024-I/SM
PDF下载: 下载PDF文件 查看货源
内容描述: 1兆位的SPI总线串行EEPROM [1 Mbit SPI Bus Serial EEPROM]
分类和应用: 可编程只读存储器电动程控只读存储器电可擦编程只读存储器
文件页数/大小: 30 页 / 573 K
品牌: MICROCHIP [ MICROCHIP TECHNOLOGY ]
 浏览型号25LC1024-I/SM的Datasheet PDF文件第6页浏览型号25LC1024-I/SM的Datasheet PDF文件第7页浏览型号25LC1024-I/SM的Datasheet PDF文件第8页浏览型号25LC1024-I/SM的Datasheet PDF文件第9页浏览型号25LC1024-I/SM的Datasheet PDF文件第11页浏览型号25LC1024-I/SM的Datasheet PDF文件第12页浏览型号25LC1024-I/SM的Datasheet PDF文件第13页浏览型号25LC1024-I/SM的Datasheet PDF文件第14页  
25AA1024/25LC1024
2.3
Write Enable (WREN) and Write
Disable (WRDI)
The following is a list of conditions under which the
write enable latch will be reset:
Power-up
WRDI
instruction successfully executed
WRSR
instruction successfully executed
WRITE
instruction successfully executed
PE
instruction successfully executed
SE
instruction successfully executed
CE
instruction successfully executed
The 25XX1024 contains a write enable latch. See
This latch must be set before any write operation will be
completed internally. The
WREN
instruction will set the
latch, and the
WRDI
will reset the latch.
FIGURE 2-4:
WRITE ENABLE SEQUENCE (WREN)
CS
0
SCK
1
2
3
4
5
6
7
SI
0
0
0
0
0
1
1
0
SO
High-Impedance
FIGURE 2-5:
WRITE DISABLE SEQUENCE (WRDI)
CS
0
SCK
1
2
3
4
5
6
7
SI
0
0
0
0
0
1
0
1
0
High-Impedance
SO
DS21836D-page 10
Preliminary
©
2007 Microchip Technology Inc.