MX25L8005
DATA PROTECTION
TheMX25L8005aredesignedtoofferprotectionagainstaccidentalerasureorprogrammingcausedbyspurioussystem
level signals that may exist during power transition. During power up the device automatically resets the state machine
in the Read mode. In addition, with its control register architecture, alteration of the memory contents only occurs after
successful completion of specific command sequences. The device also incorporates several features to prevent
inadvertent write cycles resulting from VCC power-up and power-down transition or system noise.
•
Power-on reset and tPUW: to avoid sudden power switch by system power supply transition, the power-on reset and
tPUW (internal timer) may protect the Flash.
• Validcommandlengthchecking:Thecommandlengthwillbecheckedwhetheritisatbytebaseandcompletedonbyte
boundary.
• Write Enable (WREN) command: WREN command is required to set the Write Enable Latch bit (WEL) before other
command to change data. The WEL bit will return to reset stage under following situation:
-Power-up
- Write Disable (WRDI) command completion
- Write Status Register (WRSR) command completion
- Page Program (PP) command completion
- Sector Erase (SE) command completion
- Block Erase (BE) command completion
- Chip Erase (CE) command completion
•
•
•
Software Protection Mode (SPM): by using BP0-BP2 bits to set the part of Flash protected from data change.
HardwareProtectionMode(HPM):byusingWP#goinglowtoprotecttheBP0-BP2bitsandSRWDbitfromdatachange.
Deep Power Down Mode: By entering deep power down mode, the flash device also is under protected from writing
allcommandsexceptReleasefromdeeppowerdownmodecommand(RDP)andReadElectronicSignaturecommand
(RES).
P/N:PM1237
REV. 2.2, OCT. 23, 2008
4
Macronix [ MACRONIX INTERNATIONAL ]
