欢迎访问ic37.com |
会员登录 免费注册
发布采购

MX25L8005M2C-15G 参数 Datasheet PDF下载

MX25L8005M2C-15G图片预览
型号: MX25L8005M2C-15G
PDF下载: 下载PDF文件 查看货源
内容描述: 8M - BIT [ ×1 ] CMOS串行闪存 [8M-BIT [x 1] CMOS SERIAL FLASH]
分类和应用: 闪存存储内存集成电路光电二极管时钟
文件页数/大小: 44 页 / 829 K
品牌: Macronix [ MACRONIX INTERNATIONAL ]
 浏览型号MX25L8005M2C-15G的Datasheet PDF文件第6页浏览型号MX25L8005M2C-15G的Datasheet PDF文件第7页浏览型号MX25L8005M2C-15G的Datasheet PDF文件第8页浏览型号MX25L8005M2C-15G的Datasheet PDF文件第9页浏览型号MX25L8005M2C-15G的Datasheet PDF文件第11页浏览型号MX25L8005M2C-15G的Datasheet PDF文件第12页浏览型号MX25L8005M2C-15G的Datasheet PDF文件第13页浏览型号MX25L8005M2C-15G的Datasheet PDF文件第14页  
MX25L8005  
COMMAND DESCRIPTION  
(1) Write Enable (WREN)  
The Write Enable (WREN) instruction is for setting Write Enable Latch (WEL) bit. For those instructions like PP, SE, BE,  
CE, and WRSR, which are intended to change the device content, should be set every time after the WREN instruction  
setting the WEL bit.  
The sequence of issuing WREN instruction is: CS# goes low-> sending WREN instruction code-> CS# goes high. (see  
Figure11)  
(2) Write Disable (WRDI)  
The Write Disable (WRDI) instruction is for resetting Write Enable Latch (WEL) bit.  
ThesequenceofissuingWRDIinstructionis:CS#goeslow->sendingWRDIinstructioncode->CS#goeshigh.(seeFigure  
12)  
The WEL bit is reset by following situations:  
-Power-up  
- Write Disable (WRDI) instruction completion  
- Write Status Register (WRSR) instruction completion  
- Page Program (PP) instruction completion  
- Sector Erase (SE) instruction completion  
- Block Erase (BE) instruction completion  
- Chip Erase (CE) instruction completion  
(3) Read Identification (RDID)  
The RDID instruction is for reading the manufacturer ID of 1-byte and followed by Device ID of 2-byte. The MXIC  
Manufacturer ID is C2(hex), the memory type ID is 20(hex) as the first-byte device ID, and the individual device ID of  
second-byte ID is as followings: 14(hex) for MX25L8005.  
ThesequenceofissuingRDIDinstructionis:CS#goeslow->sendingRDIDinstructioncode->24-bitsIDdataoutonSO  
-> to end RDID operation can use CS# to high at any time during data out. (see Figure. 13)  
While Program/Erase operation is in progress, it will not decode the RDID instruction, so there's no effect on the cycle of  
program/erase operation which is currently in progress. When CS# goes high, the device is at standby stage.  
P/N:PM1237  
REV. 2.2, OCT. 23, 2008  
10  
 复制成功!