欢迎访问ic37.com |
会员登录 免费注册
发布采购

MAX5154 参数 Datasheet PDF下载

MAX5154图片预览
型号: MAX5154
PDF下载: 下载PDF文件 查看货源
内容描述: 低功耗,双通道, 12位电压输出DAC,串行接口 [Low-Power, Dual, 12-Bit Voltage-Output DACs with Serial Interface]
分类和应用:
文件页数/大小: 16 页 / 185 K
品牌: MAXIM [ MAXIM INTEGRATED PRODUCTS ]
 浏览型号MAX5154的Datasheet PDF文件第7页浏览型号MAX5154的Datasheet PDF文件第8页浏览型号MAX5154的Datasheet PDF文件第9页浏览型号MAX5154的Datasheet PDF文件第10页浏览型号MAX5154的Datasheet PDF文件第12页浏览型号MAX5154的Datasheet PDF文件第13页浏览型号MAX5154的Datasheet PDF文件第14页浏览型号MAX5154的Datasheet PDF文件第15页  
Lo w -P o w e r, Du a l, 1 2 -Bit Vo lt a g e -Ou t p u t DACs  
w it h S e ria l In t e rfa c e  
4/MAX15  
The MAX5154/MAX5155s digital inputs are double  
buffered, which allows any of the following: loading the  
+5V  
input register(s) without updating the DAC register(s),  
updating the DAC register(s) from the input register(s),  
or updating the input and DAC registers concurrently.  
The address and control bits allow the DACs to act  
SS  
independently.  
Send the 16-bit data as one 16-bit word (QSPI) or two  
DIN  
MOSI  
SCK  
8-bit packets (SPI, Microwire), with CS low during this  
period. The address and control bits determine which  
register will be updated, and the state of the registers  
when exiting shutdown. The 3-bit address/control deter-  
mines the following:  
SPI/QSPI  
PORT  
MAX5154  
MAX5155  
SCLK  
CS  
I/O  
registers to be updated  
clock edge on which data is to be clocked out via  
the serial-data output (DOUT)  
CPOL = 0, CPHA = 0  
state of the user-programmable logic output  
configuration of the device after shutdown.  
Figure 3. Connections for SPI/QSPI  
The general timing diagram of Figure 5 illustrates how  
data is acquired. Driving CS low enables the device to  
receive data. Otherwise, the interface control circuitry is  
disabled. With CS low, data at DIN is clocked into the  
register on the rising edge of SCLK. As CS goes high,  
data is latched into the input and/or DAC registers  
depending on the address and control bits. The maxi-  
mum clock frequency guaranteed for proper operation  
is 10MHz. Figure 6 depicts a more detailed timing dia-  
gram of the serial interface.  
MSB...................................................................................LSB  
16 Bits of Serial Data  
SUB  
BIT  
Address Bits  
A0  
Control Bits  
MSB...DataBits...LSB  
C1, C0  
D11.......................D0  
12 Data Bits  
S0  
0
1 Address/2 Control Bits  
Figure 4. Serial-Data Format  
CS  
COMMAND  
EXECUTED  
SCLK  
1
8
9
16  
D5 D4 D3 D2 D1 D0 S0  
C1  
DIN  
A0  
C0 D11 D10 D9 D8 D7  
D6  
Figure 5. Serial-Interface Timing Diagram  
______________________________________________________________________________________ 11  
 复制成功!