DS21354/DS21554 3.3V/5V E1 Single-Chip Transceivers
RDC1: RECEIVE HDLC DS0 CONTROL REGISTER 1 (Address = B8 Hex)
(MSB)
(LSB)
RHS
RSaDS
RDS0M
RD4
RD3
RD2
RD1
RD0
SYMBOL POSITION
NAME AND DESCRIPTION
Receive HDLC source
RHS
RDC1.7
0 = Sa bits defined by RCR2.3 to RCR2.7.
1 = Sa bits or DS0 channels defined by RDC1 (see bits defined below).
Receive Sa Bit/DS0 Select.
0 = route Sa bits to the HDLC controller. RD0 to RD4 defines which Sa
bits are to be routed. RD4 corresponds to Sa4, RD3 to Sa5, RD2 to Sa6,
RD1 to Sa7 and RD0 to Sa8.
RSaDS
RDC1.6
1 = route DS0 channels into the HDLC controller. RDC1.5 is used to
determine how the DS0 channels are selected.
DS0 Selection Mode.
0 = utilize the RD0 to RD4 bits to select which single DS0 channel to use.
1 = utilize the RCHBLK control registers to select which DS0 channels to
use.
RDS0M
RDC1.5
RD4
RD3
RD2
RD1
RD0
RDC1.4
RDC1.3
RDC1.2
RDC1.1
RDC1.0
DS0 Channel Select Bit 4. MSB of the DS0 channel select.
DS0 Channel Select Bit 3.
DS0 Channel Select Bit 2.
DS0 Channel Select Bit 1.
DS0 Channel Select Bit 0. LSB of the DS0 channel select.
RDC2: RECEIVE HDLC DS0 CONTROL REGISTER 2 (Address = B9 Hex)
(MSB)
(LSB)
RDB8
RDB7
RDB6
RDB5
RDB4
RDB3
RDB2
RDB1
SYMBOL POSITION
NAME AND DESCRIPTION
DS0 Bit 8 Suppress Enable. MSB of the DS0. Set to one to stop this bit
from being used.
RDB8
RDC2.7
RDB7
RDB6
RDB5
RDB4
RDB3
RDB2
RDC2.6
RDC2.5
RDC2.4
RDC2.3
RDC2.2
RDC2.1
DS0 Bit 7 Suppress Enable. Set to one to stop this bit from being used.
DS0 Bit 6 Suppress Enable. Set to one to stop this bit from being used.
DS0 Bit 5 Suppress Enable. Set to one to stop this bit from being used.
DS0 Bit 4 Suppress Enable. Set to one to stop this bit from being used.
DS0 Bit 3 Suppress Enable. Set to one to stop this bit from being used.
DS0 Bit 2 Suppress Enable. Set to one to stop this bit from being used.
DS0 Bit 1 Suppress Enable. LSB of the DS0. Set to one to stop this bit
from being used.
RDB1
RDC2.0
78 of 124
MAXIM [ MAXIM INTEGRATED PRODUCTS ]
