欢迎访问ic37.com |
会员登录 免费注册
发布采购

MV78100-A0-BHO1C100 参数 Datasheet PDF下载

MV78100-A0-BHO1C100图片预览
型号: MV78100-A0-BHO1C100
PDF下载: 下载PDF文件 查看货源
内容描述: 发现™系列的创新CPU系列硬件规格 [Discovery™ Innovation Series CPU Family Hardware Specifications]
分类和应用:
文件页数/大小: 124 页 / 1524 K
品牌: MARVELL [ MARVELL TECHNOLOGY GROUP LTD. ]
 浏览型号MV78100-A0-BHO1C100的Datasheet PDF文件第55页浏览型号MV78100-A0-BHO1C100的Datasheet PDF文件第56页浏览型号MV78100-A0-BHO1C100的Datasheet PDF文件第57页浏览型号MV78100-A0-BHO1C100的Datasheet PDF文件第58页浏览型号MV78100-A0-BHO1C100的Datasheet PDF文件第60页浏览型号MV78100-A0-BHO1C100的Datasheet PDF文件第61页浏览型号MV78100-A0-BHO1C100的Datasheet PDF文件第62页浏览型号MV78100-A0-BHO1C100的Datasheet PDF文件第63页  
JTAG Interface  
8
JTAG Interface  
The MV78100 JTAG interface is used for chip boundary scan as well as for CPU cores debugger.  
TAP controllers implementation is described in the diagram below.  
Figure 5: MV78100 TAP Controller  
J_TDI  
J_TCLK  
J_TRST  
J_TMS_CPU  
CPU TAP Controller  
CPU TDO  
J_TDO  
MV78100  
TAP Controller  
J_TMS_CORE  
Boundary Scan TDO  
The MV78100 supports the following test modes:  
„
Boundary scan: In this mode, keep J_TMS_CPU high; this will reset the CPUs TAP controllers  
and mux the boundary scan TDO signal on the J_TDO pin.  
„
CPU debugger: In this mode, keep J_TMS_CORE high; this will reset the MV78100 TAP  
controller and mux the CPU TDO signal on the J_TDO pin.  
Copyright © 2008 Marvell  
MV-S104552-U0 Rev. D  
December 6, 2008, Preliminary  
Document Classification: Proprietary Information  
Page 59  
 复制成功!