欢迎访问ic37.com |
会员登录 免费注册
发布采购

AS7C331MPFS18A-250TQC 参数 Datasheet PDF下载

AS7C331MPFS18A-250TQC图片预览
型号: AS7C331MPFS18A-250TQC
PDF下载: 下载PDF文件 查看货源
内容描述: [Standard SRAM, 1MX18, 6.5ns, CMOS, PQFP100, 14 X 20 MM, TQFP-100]
分类和应用: 静态存储器内存集成电路
文件页数/大小: 21 页 / 411 K
品牌: ISSI [ INTEGRATED SILICON SOLUTION, INC ]
 浏览型号AS7C331MPFS18A-250TQC的Datasheet PDF文件第5页浏览型号AS7C331MPFS18A-250TQC的Datasheet PDF文件第6页浏览型号AS7C331MPFS18A-250TQC的Datasheet PDF文件第7页浏览型号AS7C331MPFS18A-250TQC的Datasheet PDF文件第8页浏览型号AS7C331MPFS18A-250TQC的Datasheet PDF文件第10页浏览型号AS7C331MPFS18A-250TQC的Datasheet PDF文件第11页浏览型号AS7C331MPFS18A-250TQC的Datasheet PDF文件第12页浏览型号AS7C331MPFS18A-250TQC的Datasheet PDF文件第13页  
AS7C331MPFS18A  
®
IEEE 1149.1 serial boundary scan (JTAG)  
The SRAM incorporates a serial boundary scan test access port (TAP). The port operates in accordance with IEEE Standard 1149.1-1990 but  
does not have the set of functions required for full 1149.1 compliance. The inclusion of these functions would place an added delay in the  
critical speed path of the SRAM. The TAP controller functionality does not conflict with the operation of other devices using 1149.1 fully  
compliant TAPs. It uses JEDEC-standard 2.5V I/ O logic levels.  
The SRAM contains a TAP controller, instruction register, boundary scan register, bypass register, and ID register.  
Disabling the JTAG feature  
If the JTAG function is not being implemented, its pins/ balls can be left unconnected. At power-up, the device will come up in a reset state  
which will not interfere with the operation of the device.  
TAP controller state diagram  
TAP controller block diagram  
ꢄꢅꢊꢄꢆ  
ꢐꢓꢔꢇꢉ  
ꢊꢅꢐꢅꢉꢄ  
ꢊꢅꢐꢅꢉꢄ  
ꢇꢈꢆꢊꢉꢃꢑ  
ꢈꢀꢑꢆꢄꢅꢊꢄꢒ  
ꢇꢂꢐꢅ  
0-"ꢞ!!ꢖꢈꢘ)(!ꢝꢘꢚ  
ꢂꢈꢆꢊꢉꢃꢑ  
ꢊꢘ$ꢘ ꢝ(ꢙꢛ  
ꢉ(ꢚ %(ꢝꢚ-  
ꢊꢘ$ꢘ ꢝ(ꢙꢛ  
ꢉ(ꢚ %(ꢝꢚ-  
   
ꢇꢛ!ꢝꢚ% ꢝ(ꢙꢛꢖꢈꢘ)(!ꢝꢘꢚ  
ꢄꢂꢇ  
ꢄꢂꢓ  
,
, ,  
.. ꢏ/  
   
ꢉꢃꢁꢄꢀꢈꢅꢆꢂꢈ  
ꢉꢃꢁꢄꢀꢈꢅꢆꢇꢈ  
ꢇ*ꢘꢛꢝ(&( ꢞꢝ(ꢙꢛꢖꢈꢘ)(!ꢝꢘꢚ  
,
, , , ,  
   
0ꢙ%ꢛ*ꢞꢚ-ꢖꢊ ꢞꢛꢖꢈꢘ)(!ꢝꢘꢚ  
ꢊꢋꢇꢌꢄꢆꢂꢈ  
ꢊꢋꢇꢌꢄꢆꢇꢈ  
ꢅꢍꢇꢄꢎꢆꢇꢈ  
ꢅꢍꢇꢄꢎꢆꢂꢈ  
ꢄꢉ+  
ꢄ'ꢊ  
ꢄꢃꢁꢖꢉꢙꢛꢝꢚꢙ$$ꢘꢚ  
ꢁꢃꢀꢊꢅꢆꢇꢈ  
ꢁꢃꢀꢊꢅꢆꢂꢈ  
 ꢜꢖ 1ꢖ 2.ꢖ &ꢙꢚꢖ ꢝꢗꢘꢖ ꢜꢎ3ꢖ  ꢙꢛ&()%ꢚꢞꢝ(ꢙꢛ4ꢖ ꢜꢖ 1ꢖ 5ꢏꢖ &ꢙꢚꢖ ꢝꢗꢘꢖ ꢜ.6  
ꢅꢍꢇꢄꢏꢆꢂꢈ  
ꢅꢍꢇꢄꢏꢆꢇꢈ  
ꢀꢁꢂꢃꢄꢅꢆꢇꢈ  
ꢀꢁꢂꢃꢄꢅꢆꢂꢈ  
ꢖꢙꢚꢛꢜꢖꢄꢗꢘꢖꢕꢖꢙꢚꢖꢎꢖꢛꢘꢜꢝꢖꢝꢙꢖꢘꢞ ꢗꢖ!ꢝꢞꢝꢘꢖꢚꢘ"ꢚꢘ!ꢘꢛꢝ!ꢖꢝꢗꢘꢖ#ꢞ$%ꢘꢖꢙ&ꢖꢄ'ꢊꢖꢞꢝꢖꢝꢗꢘꢖꢚ(!(ꢛ)ꢖꢘ*)ꢘꢖꢙ&ꢖꢄꢉ+,  
Test access port (TAP)  
Test clock (TCK)  
The test clock is used with only the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling  
edge of TCK.  
Test mode select (TMS)  
The TAP controller receives commands from TMS input. It is sampled on the rising edge of TCK. You can leave this pin/ ball unconnected if the  
TAP is not used. The pin/ ball is pulled up internally, resulting in a logic high level.  
12/ 2/ 02, v. 0.9.2 Advance Info  
Alliance Semiconductor  
9 of 21  
 复制成功!