欢迎访问ic37.com |
会员登录 免费注册
发布采购

SPD6722QCCE 参数 Datasheet PDF下载

SPD6722QCCE图片预览
型号: SPD6722QCCE
PDF下载: 下载PDF文件 查看货源
内容描述: ISA到PC卡( PCMCIA )控制器 [ISA-to-PC-Card (PCMCIA) Controllers]
分类和应用: 总线控制器微控制器和处理器PC
文件页数/大小: 138 页 / 837 K
品牌: INTEL [ INTEL ]
 浏览型号SPD6722QCCE的Datasheet PDF文件第51页浏览型号SPD6722QCCE的Datasheet PDF文件第52页浏览型号SPD6722QCCE的Datasheet PDF文件第53页浏览型号SPD6722QCCE的Datasheet PDF文件第54页浏览型号SPD6722QCCE的Datasheet PDF文件第56页浏览型号SPD6722QCCE的Datasheet PDF文件第57页浏览型号SPD6722QCCE的Datasheet PDF文件第58页浏览型号SPD6722QCCE的Datasheet PDF文件第59页  
ISA-to-PC-Card (PCMCIA) Controllers PD6710/22  
Bit 3 Card Detect Enable  
0
1
Card Detect Change management interrupt disabled.  
If Card Detect Change is 1, a management interrupt will occur.  
When this bit is 1, a management interrupt will occur when the Card Status Change registers  
Card Detect Change bit (see Bit 3 Card Detect Changeon page 53) is 1.  
Bits 7:4 Management IRQ Select  
0000  
0001  
0010  
0011  
0100  
0101  
0110  
0111  
1000  
1001  
1010  
1011  
1100  
1101  
1110  
1111  
IRQ disabled  
Reserved  
Reserved  
IRQ 3  
IRQ 4  
IRQ 5  
Reserved  
IRQ 7  
Reserved  
IRQ 9 (On the PD6722, this output may alternately be used as an ISA bus DACK* signal)  
IRQ 10 (On the PD6722, this output may alternately be used as an ISA bus DRQ signal)  
IRQ 11  
IRQ 12 (This output may alternately be used for LED)  
Reserved  
IRQ 14  
IRQ 15 (This output may alternately be used for ring indicate)  
These bits determine which interrupt pin will be used for card status change management  
interrupts.  
7.7  
Mapping Enable  
Register Name: Mapping Enable  
Index: 06h  
Register Per: socket  
Register Compatibility Type: 365  
Bit 7  
Bit 6  
Bit 5  
Bit 4  
Bit 3  
Bit 2  
Bit 1  
Bit 0  
I/O Map 1  
Enable  
I/O Map 0  
Enable  
MEMCS16  
Full Decode  
Memory Map Memory Map Memory Map Memory Map Memory Map  
4 Enable  
RW:0  
3 Enable  
RW:0  
2 Enable  
RW:0  
1 Enable  
RW:0  
0 Enable  
RW:0  
RW:0  
RW:0  
RW:0  
Datasheet  
55