欢迎访问ic37.com |
会员登录 免费注册
发布采购

EP3C16M164C8N 参数 Datasheet PDF下载

EP3C16M164C8N图片预览
型号: EP3C16M164C8N
PDF下载: 下载PDF文件 查看货源
内容描述: [Field Programmable Gate Array, 15408 CLBs, 15408-Cell, CMOS, PBGA164, LEAD FREE, MBGA-164]
分类和应用: 可编程逻辑
文件页数/大小: 34 页 / 836 K
品牌: INTEL [ INTEL CORPORATION ]
 浏览型号EP3C16M164C8N的Datasheet PDF文件第1页浏览型号EP3C16M164C8N的Datasheet PDF文件第2页浏览型号EP3C16M164C8N的Datasheet PDF文件第3页浏览型号EP3C16M164C8N的Datasheet PDF文件第5页浏览型号EP3C16M164C8N的Datasheet PDF文件第6页浏览型号EP3C16M164C8N的Datasheet PDF文件第7页浏览型号EP3C16M164C8N的Datasheet PDF文件第8页浏览型号EP3C16M164C8N的Datasheet PDF文件第9页  
1–4
Chapter 1: Cyclone III Device Datasheet
Electrical Characteristics
Recommended Operating Conditions
This section lists the functional operation limits for AC and DC parameters for
Cyclone III devices. The steady-state voltage and current values expected from
Cyclone III devices are provided in
All supplies must be strictly monotonic
without plateaus.
Table 1–3. Cyclone III Devices Recommended Operating Conditions
Symbol
V
CCINT
Parameter
Supply voltage for internal logic
Supply voltage for output buffers, 3.3-V
operation
Supply voltage for output buffers, 3.0-V
operation
Supply voltage for output buffers, 2.5-V
operation
Supply voltage for output buffers, 1.8-V
operation
Supply voltage for output buffers, 1.5-V
operation
Supply voltage for output buffers, 1.2-V
operation
Conditions
For commercial use
For industrial use
For extended temperature
For automotive use
Standard power-on reset
(POR)
Fast POR
Min
1.15
3.135
2.85
2.375
1.71
1.425
1.14
2.375
1.15
–0.5
0
0
–40
–40
–40
50 µs
50 µs
Typ
1.2
3.3
3
2.5
1.8
1.5
1.2
2.5
1.2
Max
1.25
3.465
3.15
2.625
1.89
1.575
1.26
2.625
1.25
3.6
V
CCIO
85
100
125
125
50 ms
3 ms
10
Unit
V
V
V
V
V
V
V
V
V
V
V
°C
°C
°C
°C
mA
V
CCIO
V
CCA
Supply (analog) voltage for PLL
regulator
Supply (digital) voltage for PLL
Input voltage
Output voltage
V
CCD_PLL
V
I
V
O
T
J
Operating junction temperature
t
RAMP
Power supply ramp time
Magnitude of DC current across
PCI-clamp diode when enabled
I
Diode
Notes to
(1) V
CCIO
for all I/O banks must be powered up during device operation. All V
CCA
pins must be powered to 2.5 V (even when PLLs are not used), and
must be powered up and powered down at the same time.
(2) V
CCD_PLL
must always be connected to V
CCINT
through a decoupling capacitor and ferrite bead.
(3) The V
CC
must rise monotonically.
(4) All input buffers are powered by the V
CCIO
supply.
(5) POR time for Standard POR ranges between 50–200 ms. Each individual power supply should reach the recommended operating range within
50 ms.
(6) POR time for Fast POR ranges between 3–9 ms. Each individual power supply should reach the recommended operating range within 3 ms.
July 2012 Altera Corporation