28F320J5 and 28F640J5
Table 14. Identifier Codes
Code
Address(1)
Data
Manufacture Code
Device Code
00000
00001
(00) 89
(00) 14
32-Mbit
64-Mbit
00001
(00) 15
Block Lock Configuration
• Block Is Unlocked
X0002(2)
DQ = 0
0
• Block Is Locked
DQ = 1
0
• Reserved for Future Use
Master Lock Configuration
• Device Is Unlocked
• Device Is Locked
DQ
1–7
00003
DQ = 0
0
DQ = 1
0
• Reserved for Future Use
DQ
1–7
NOTES:
1. A is not used in either x8 or x16 modes when obtainingthe identifier codes. The lowest order address line is
0
A . Data is always presented on the low byte in x16 mode (upper byte contains 00h).
1
2. X selects the specific block’s lock configuration code. See Figure 5 for the device identifier code memory
map.
4.4
Read Status Register Command
The status register may be read to determine when a block erase, program, or lock-bit configuration
is complete and whether the operation completed successfully. It may be read at any time by
writing the Read Status Register command. After writing this command, all subsequent read
operations output data from the status register until another valid command is written. The status
register contents are latched on the falling edge of OE# or the first edge of CE0, CE1, or CE2 that
enables the device (see Table 2). OE# must toggle to VIH or the device must be disabled (Table 2)
before further reads to update the status register latch. The Read Status Register command
functions independently of the VPEN voltage. RP# can be VIH or VHH
.
During a program, block erase, set lock-bit, or clear lock-bit command sequence, only SR.7 is valid
until the WSM completes or suspends the operation. Device I/O pins DQ0–DQ6 and DQ8–DQ15
are placed in a high-impedance state. When the operation completes or suspends (check status
register bit 7), all contents of the status register are valid when read.
4.5
Clear Status Register Command
Status register bits SR.5, SR.4, SR.3, and SR.1 are set to “1”s by the WSM and can only be reset by
the Clear Status Register command. These bits indicate various failure conditions (see Table 16).
By allowing system software to reset these bits, several operations (such as cumulatively erasing or
locking multiple blocks or writing several bytes in sequence) may be performed. The status register
may be polled to determine if an error occurred during the sequence.
To clear the status register, the Clear Status Register command (50H) is written. It functions
independently of the applied VPEN voltage. RP# can be VIH or VHH. The Clear Status Register
command is only valid when the WSM is off or the device is suspended.
Datasheet
25
INTEL [ INTEL ]
