80960JD
A
Table 3. Pin Description — External Bus Signals (Sheet 4 of 4)
NAME
HOLD
TYPE
DESCRIPTION
I
HOLD: A request from an external bus master to acquire the bus. When the
S(L)
processor receives HOLD and grants bus control to another master, it asserts
HOLDA, floats the address/data and control lines and enters the T state. When
h
HOLD is deasserted, the processor deasserts HOLDA and enters either the T or T
a
i
state, resuming control of the address/data and control lines.
0 = no hold request
1 = hold request
HOLDA
BSTAT
O
HOLD ACKNOWLEDGE indicates to an external bus master that the processor has
relinquished control of the bus. The processor can grant HOLD requests and enter
the Th state during reset and while halted as well as during regular operation.
R(Q)
H(1)
P(Q)
0 = hold not acknowledged
1 = hold acknowledged
O
BUS STATUS indicates that the processor may soon stall unless it has sufficient
access to the bus; see i960® Jx Microprocessor User’s Guide (272483). Arbitration
logic can examine this signal to determine when an external bus master should
acquire/relinquish the bus.
R(0)
H(Q)
P(0)
0 = no potential stall
1 = potential stall
Table 4. Pin Description — Processor Control Signals, Test Signals and Power (Sheet 1 of 2)
NAME
CLKIN
TYPE
I
DESCRIPTION
CLOCK INPUT provides the processor’s fundamental time base; both the processor
core and the external bus run at the CLKIN rate. All input and output timings are
specified relative to a rising CLKIN edge.
RESET
I
RESET initializes the processor and clears its internal logic. During reset, the
processor places the address/data bus and control output pins in their idle (inactive)
states.
A(L)
During reset, the input pins are ignored with the exception of LOCK/ONCE, STEST
and HOLD.
The RESET pin has an internal synchronizer. To ensure predictable processor initial-
ization during power up, RESET must be asserted a minimum of 10,000 CLKIN
cycles with VCC and CLKIN stable. On a warm reset, RESET should be asserted for
a minimum of 15 cycles.
STEST
I
SELF TEST enables or disables the processor’s internal self-test feature at initial-
ization. STEST is examined at the end of reset. When STEST is asserted, the
processor performs its internal self-test and the external bus confidence test. When
STEST is deasserted, the processor performs only the external bus confidence test.
S(L)
0 = self test disabled
1 = self test enabled
10
PRELIMINARY
INTEL [ INTEL ]
