Contents
1
Introduction.......................................................................................................................15
1.1
1.2
Related Documents ...........................................................................................................15
Intel® 6700PXH 64-bit PCI Hub Overview.........................................................................15
1.2.1
1.2.2
1.2.3
1.2.4
1.2.5
1.2.6
PCI Express* Interface (Primary Bus) .................................................................15
PCI/PCI-X Bus Interfaces (Secondary Bus) ........................................................16
PCI Standard Hot Plug Controller........................................................................16
I/OxAPIC Controller.............................................................................................16
SMBus Interface..................................................................................................16
JTAG ...................................................................................................................17
2
Signal Description ............................................................................................................19
2.1
2.2
2.3
2.4
2.5
2.6
2.7
2.8
2.9
2.10
PCI Express* Interface.......................................................................................................19
PCI/PCI-X Bus Interface ....................................................................................................20
PCI Bus Interface 64-bit Extension....................................................................................22
Interrupt Interface...............................................................................................................22
Hot Plug Interface ..............................................................................................................23
SMBus Interface ................................................................................................................28
Miscellaneous Signals .......................................................................................................28
Power and Ground.............................................................................................................29
Pin Straps ..........................................................................................................................29
Signal Summary.................................................................................................................31
2.10.1 Signals, Interfaces and Power Planes.................................................................31
2.10.2 Power Planes ......................................................................................................34
2.10.3 Signals and Default States ..................................................................................35
PCI/PCI-X Interface ...........................................................................................................37
2.11.1 Initialization..........................................................................................................37
2.11.2 Transaction Types...............................................................................................38
2.11.2.1 PCI Transactions...................................................................................38
2.11.2.2 PCI-X Transactions...............................................................................39
2.11.3 Read Transactions ..............................................................................................39
2.11.3.1 Prefetchable..........................................................................................39
2.11.3.2 Delayed.................................................................................................39
2.11.3.3 Internal CSR Space ..............................................................................39
2.11.4 Configuration Transactions..................................................................................40
2.11.5 Transaction Termination......................................................................................40
2.11.5.1 PCI Mode Transaction Termination ......................................................40
2.11.5.2 PCI-X Mode Transaction Termination...................................................42
2.11.5.3 Intel® 6700PXH 64-bit PCI Hub Termination on
2.11
Device Boundary Crossing....................................................................44
2.11.6 PCI-X Protocol Specifics .....................................................................................44
2.11.6.1 Attributes...............................................................................................44
2.11.6.2 4-Gbyte and 4-Kbyte Page Crossover ..................................................45
2.11.6.3 Wait States............................................................................................45
2.11.6.4 Split Transactions..................................................................................45
2.11.7 LOCK Cycles.......................................................................................................46
302628-002
3
INTEL [ INTEL ]
