欢迎访问ic37.com |
会员登录 免费注册
发布采购

6400 参数 Datasheet PDF下载

6400图片预览
型号: 6400
PDF下载: 下载PDF文件 查看货源
内容描述: 高级内存缓冲器 [Advanced Memory Buffer]
分类和应用:
文件页数/大小: 250 页 / 3863 K
品牌: INTEL [ INTEL CORPORATION ]
 浏览型号6400的Datasheet PDF文件第96页浏览型号6400的Datasheet PDF文件第97页浏览型号6400的Datasheet PDF文件第98页浏览型号6400的Datasheet PDF文件第99页浏览型号6400的Datasheet PDF文件第101页浏览型号6400的Datasheet PDF文件第102页浏览型号6400的Datasheet PDF文件第103页浏览型号6400的Datasheet PDF文件第104页  
Transparent Mode
Data from the tester is 16 bits wide at 200 MHz (single data rate). The data rate is
doubled and the width halved on the way to the DRAM (by clocking out 8 bits of data on
the rising edge of the clock and the remaining 8 bits on the falling edge).
The tester will drive data to be written to the DRAM on a write pass and data to be
compared on a read. DRAM data and the expected data from the tester is compared in
the AMB. If the actual and expected data differ the pass/fail outputs will indicate which
DRAM failed.
10.1.1
Block Diagram
The data paths for transparent mode will bypass all link logic and normal DRAM control
logic. The DDR interfaces are used intact.
is a block diagram of the Intel
6400/6402 Advanced Memory Buffer (AMB) in transparent mode.
Figure 10-2. Block Diagram for the AMB in transparent mode
TCMD/TADD
D
SET
Q
D
SET
Q
DRAM CMD/ADD
CLR
Q
CLR
Q
TDRV
D
SET
Q
Shift Register
Controlled by AMB CL, AL
or hard coded for WL=3
Multiplexer
CLR
Q
D
SET
ENB
Q
CLR
Q
TDQ
D
SET
Q
16
CLR
S
1
S
2
D
144
Q
DFTDATA
C
ENB
D
SET
ENB
Q
CLR
Q
DRAMWR
DRAM DQ
DRAM DQS
Multiplexer
Status
Q
SET
D
D
16
S
1
S
2
ENB
C
Q
DDR IO Read
Data FIFO
Q
SET
D
CLR
Q
CLR
ENDOUT, DRAMRD
Read Pointer
TCMP
D
SET
Q
Shift Register
Controlled by AMB CL, AL, CMD2DATA
or hard coded to RL=4 and CMD2DATA=4
ENB
CLR
Q
10.1.2
Transparent Mode Signal Definitions
When the transparent mode is enabled. The FBD (Fully-Buffered DIMM) differential
input pins designed in the AMB part become two single ended inputs. In transparent
mode the FBD input pins require 0 to 500 mV swing (half of the normal differential
input voltage). Input slew rates should be approximately 5 V/ns. This parameter is not
critical, but it must be fast enough to be recognized by the AMB receiver. The DDR pins
will operate with normal DDR2 timings and levels.
The AMB clock input pins will be used for transparent mode as well as normal mode.
This also allows use of most of the existing on-chip clock distribution network.
100
Intel® 6400/6402 Advanced Memory Buffer Datasheet