AV-51002
2015.12.16
1-93
Document Revision History
Term
Definition
VOX
W
Output differential cross point voltage
High-speed I/O block—Clock boost factor
Document Revision History
Date
Version
Changes
December 2015
2015.12.16
• Updated Quad Serial Peripheral Interface (SPI) Flash Timing Requirements for Arria V Devices table.
• Updated Fclk, Tdutycycle, and Tdssfrst specifications.
• Added Tqspi_clk, Tdin_start, and Tdin_end specifications.
• Removed Tdinmax specifications.
• Updated the minimum specification for Tclk to 16.67 ns and removed the maximum specification in SPI
Master Timing Requirements for Arria V Devices table.
• Updated Secure Digital (SD)/MultiMediaCard (MMC) Timing Requirements for Arria V Devices table.
• Updated T clk to Tsdmmc_clk_out symbol.
• Updated Tsdmmc_clk_out and Td specifications.
• Added Tsdmmc_clk, Tsu, and Th specifications.
• Removed Tdinmax specifications.
• Updated the following diagrams:
• Quad SPI Flash Timing Diagram
• SD/MMC Timing Diagram
• Updated configuration .rbf sizes for Arria V devices.
• Changed instances of Quartus II to Quartus Prime.
Arria V GX, GT, SX, and ST Device Datasheet
Send Feedback
Altera Corporation
INTEL [ INTEL ]
